

729850



STANDARD CODE

CARD CODE 729850
CR YG

REFERENCE DRAWING

SEE PRODUCTION DRAWING 371277

CTDL - ONE WAY NPN I LOAD -
FOUR ON CARD



SEQUENCE OF OPERATION

1. UP INPUT TRANSISTOR ON OUTPUT DOWN
2. DOWN INPUT TRANSISTOR OFF OUTPUT UP
3. INPUTS ON EXTENDER CARD UP IN COINCIDENCE WITH UP INPUT ON CARD FOR DOWN OUTPUT
4. T2, T4, T5 COLLECTORS MUST BE LOADED
5. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN


PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
E, F, H, D	U INPUT	[Waveform]	UP -5.26	0.24
H, D	EXTENDER INPUT	[Waveform]	UP -6.	
G, C, P, A	T OUTPUT	[Waveform]	UP 1.44	6.24
			DOWN -5.46	-6.24

DELAY - USEC

	MINIMUM	MAXIMUM
TURN ON	0.05	0.70
TURN OFF	0.05	1.50*

*THIS DELAY CAN OCCUR ONLY ON HEAVILY LOADED BLOCKS.

NOTE: THE ABOVE RANGES OF DELAYS ARE REPRESENTATIVE. SPECIFIC CIRCUIT APPLICATION AND/OR WIRING CAPACITANCE MAY RESULT IN DELAYS WHICH ARE OUT OF THE GIVEN RANGES. IN SUCH CASES, CARD REPLACEMENT SHOULD INDICATE IF THE CIRCUIT IS OUT OF SPECIFICATIONS. EXAMPLE: LOGIC BLOCK DRIVING EF 'DN'.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-CTDL - ONE		6-27-62	115599					
WAY NPN I LD. - FOUR ON CARD		30-4-63	7783687					
DESIGN	MODEL	SCALE	SMS					
DETAIL	RD	3-1-62	SCALE	NONE				
CHECK	WH	3-1-62	DRAW	L16	3-17-62			
APPRO			CHECK					

C

729850



729851

STANDARD CODE

CARD CODE 729851
CR ZT

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371275

CTDL - ONE WAY NPN



SEQUENCE OF OPERATION


1. UP INPUT TRANSISTOR ON OUTPUT DOWN
2. DOWN INPUT TRANSISTOR OFF OUTPUT UP
3. INPUTS ON EXTENDER CARD UP IN COINCIDENCE WITH UP
4. T2, T4 COLLECTORS MUST BE LOADED
5. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
E, F, H, D	U INPUT	[Waveform]	UP	-5.26 0.24
H, D	EXTENDER INPUT	[Waveform]	UP	-7.44 -12.5
G, C, P, A	T OUTPUT	[Waveform]	UP	1.44 6.24
			DOWN	-6.0 -12.5
			DOWN	-5.46 -6.24

DELAY - USEC

	MINIMUM	MAXIMUM
TURN ON	0.05	0.70
TURN OFF	0.05	1.50

*THIS DELAY CAN OCCUR ONLY ON HEAVILY LOADED BLOCKS.
NOTE: THE ABOVE RANGES OF DELAYS ARE REPRESENTATIVE. SPECIFIC CIRCUIT APPLICATION AND/OR WIRING CAPACITANCE MAY RESULT IN DELAYS WHICH ARE OUT OF THE GIVEN RANGES. IN SUCH CASES, CARD REPLACEMENT SHOULD INDICATE IF THE CIRCUIT IS OUT OF SPECIFICATIONS. EXAMPLE: LOGIC BLOCK DRIVING OF 'OR'.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-CTDL-ONE		4-2-62	EC115599					729851
WAY NPN		30-4-63	JT83687					
DESIGN	MODEL	SCALE	SHS					
DETAIL RD	3-1-62	NONE						
CHECK WH	3-1-62	DRAW	LIG	3-17-62				
APPRO	CHECK							



729851

STANDARDS CODE
729852

CARD CODE 729852
CR ZV

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371274

CTDL-ONE WAY NPN FOUR LOADS



SEQUENCE OF OPERATION

1. UP INPUT TRANSISTOR ON OUTPUT DOWN
2. DOWN INPUT TRANSISTOR OFF OUTPUT UP
3. INPUTS ON EXTENDER CARD UP IN COINCIDENCE WITH UP INPUT ON CARD FOR DOWN OUTPUT
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN


PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
E, F, H, D	U	INPUT	UP	-5.26 0.24
			DOWN	-7.44 -12.5
N, B	EXTENDER INPUT	INPUT	UP	-6.0
			DOWN	-12.5
G, C, P, A	T	OUTPUT	UP	1.44 6.24
			DOWN	-5.46 -6.24

DELAY - USEC

	MINIMUM	MAXIMUM
TURN ON	0.05	0.70
TURN OFF	0.05	1.50*

*THIS DELAY CAN OCCUR ONLY ON HEAVILY LOADED BLOCKS.

NOTE: THE ABOVE RANGES OF DELAYS ARE REPRESENTATIVE. SPECIFIC CIRCUIT APPLICATION AND/OR WIRING CAPACITANCE MAY RESULT IN DELAYS WHICH ARE OUT OF THE GIVEN RANGES. IN SUCH CASES, CARD REPLACEMENT SHOULD INDICATE IF THE CIRCUIT IS OUT OF SPECIFICATIONS. EXAMPLE: LOGIC BLOCK DRIVING EF "OR".



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR -CTDL-ONE WAY NPN FOUR LOADS				6-1-62	115599					729852
DESIGN	RQ	3-1-62	MODEL	SMS						
DETAIL	WH	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LIG	3-17-62					
APPRO			CHECK							


729852

STANDARDS CODE

CARD CODE 729853


CW --

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371534



DELAY - USEC


TYPICAL INVERTER AND EF OUTPUT WAVEFORM



INVERTER DELAY	MINIMUM	MAXIMUM
T OFF	0.15	0.8
T ON	0.10	0.3
EF DELAY	MINIMUM	MAXIMUM
T OFF	0.05	0.1
T ON	0.10	0.4

THE FOLLOWING DELAY INFORMATION APPLIES WHEN THE AC TRIGGERING INPUT PULSE HAS A RISE TIME OF 0.45 USEC. (SEE FOLLOWING FIGURE)

TRIGGERING PULSE





	MINIMUM	MAXIMUM
FROM AC SET TO INVERTER OUTPUTS	0.10	0.40
FROM AC SET TO EF OUTPUTS	0.10	0.30

SEQUENCE OF OPERATION

1. T4, T2 ON, T3, T1 OFF
2. GATE UP TO PIN B, AC SET TO PIN A T3, T1 ON T4, T2 OFF
3. GATE UP TO PIN C, AC SET TO PIN D T3, T1 OFF T4, T2 ON
4. GATE MUST BE UP 3.75 U SEC BEFORE AC SET
5. DC SET PIN G, T3, T1 ON T4, T2 OFF
6. COLLECTIVE PULLOVER MAY BE USED TO TURN T3 OR T4 ON
7. DC SET ON PIN F UP WHEN T1, T3 ARE ON WILL RESET TO CONDITION 1
8. DC SET OR RESET PULSE WIDTH: 0.5 USEC MINIMUM.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
B	U GATE	[Waveform]	UP -0.54	0.24
			DOWN -7.44	-12.4
A, D	U AC SET	[Waveform]	UP -0.54	0.24
			DOWN -7.44	-12.4
G	T DC SET	[Waveform]	UP 1.44	6.24
			DOWN -0.74	-6.24
E	U OUTPUT	[Waveform]	UP -5.2	-0.8
			DOWN -7.4	-9.2
N	T OUTPUT	[Waveform]	UP 1.44	6.24
			DOWN -0.74	-6.24
C	U GATE	[Waveform]	UP -0.54	0.24
			DOWN -7.44	-12.4
F	T DC SET	[Waveform]	UP 1.44	6.24
			DOWN -0.74	-6.24
P	T OUTPUT	[Waveform]	UP 1.44	6.24
			DOWN -0.74	-6.24
H	U OUTPUT	[Waveform]	UP -5.2	-0.8
			DOWN -7.4	-9.2



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62


INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSIR-CTDL TRIGGER		62	115599					
DESIGN	MODEL	SMS						
DETAIL RQ	3-1-62	SCALE	NONE					
CHECK	WH	3-1-62	DRAW	LTG	3-17-62			
APPRO		CHECK						

729853


72953

72953
CV --

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371534




DELAY - USEC
TYPICAL INVERTER AND EF OUTPUT WAVEFORM



INVERTER DELAY		
	MINIMUM	MAXIMUM
T OFF	0.15	0.8
T ON	0.10	0.3

EF DELAY		
	MINIMUM	MAXIMUM
EF OFF	0.05	0.1
EF ON	0.10	0.4



THE FOLLOWING DELAY INFORMATION APPLIES WHEN THE AC TRIGGERING INPUT PULSE HAS A RISE TIME OF 0.45 USEC. (SEE FOLLOWING FIGURE)



	MINIMUM	MAXIMUM
FROM AC SET TO INVERTER OUTPUTS	0.10	0.40
FROM AC SET TO EF OUTPUTS	0.10	0.30

SEQUENCE OF OPERATION

1. T4, T2 ON, T3, T1 OFF
2. GATE UP TO PIN B, AC SET TO PIN A T3, T1 ON T4, T2 OFF
3. GATE UP TO PIN C, AC SET TO PIN D T3, T1 OFF T4, T2 ON
4. GATE MUST BE UP 3.75 U SEC BEFORE AC SET
5. DC SET PIN G, T3, T1 ON T4, T2 OFF
6. COLLECTIVE PULLOVER MAY BE USED TO TURN T3 OR T4 ON
7. DC SET ON PIN F UP WHEN T1, T3 ARE ON WILL RESET TO CONDITION 1
8. DC SET OR RESET PULSE WIDTH: 0.5 USEC MINIMUM.



PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
B	U GATE	[Waveform]	UP -0.54	0.24
A, B	U AC SET	[Waveform]	UP -0.54	0.24
G	T DC SET	[Waveform]	UP 1.44	6.24
E	U OUTPUT	[Waveform]	UP -5.2	-0.8
H	T OUTPUT	[Waveform]	UP 1.44	6.24
C	U GATE	[Waveform]	UP -0.54	0.24
F	T DC SET	[Waveform]	UP 1.44	6.24
P	V OUTPUT	[Waveform]	UP -0.74	-6.24
N	U OUTPUT	[Waveform]	UP -5.2	-0.8

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62


INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
MAGNETIC CARD READ SYSTEM TRIGGER		4-2-62	145898					72953
REVISION		1-4-63	145898					
CHECKED BY		3-1-62	SCALE	NONE				
DRAWN		3-1-62	DRAWN	LTC	10-17-62			

STANDARD CODE
729854

CARD CODE 729854
CY --

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371542

CTDL POWER INVERTER



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN T4, T1 ON; T3, T2 OFF OUTPUT UP
2. ANY INPUTS UP T4, T1, OFF; T3, T2 ON OUTPUT DOWN
3. DOWN INPUT OF AT LEAST 1 U SEC REQUIRED TO TURN T4 OR T1 ON
4. EXTENDER INPUTS MUST BE DOWN IN COINCIDENCE WITH INPUTS ON CARD FOR UP OUTPUT

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
D, D	T	INPUT	UP	1.44	6.24
			DOWN	-5.46	-6.24
C, E	T	INPUT	UP	1.44	6.24
			DOWN	-5.46	-6.24
A, P	EXTENDER INPUT	INPUT	UP	-6	
			DOWN	-12	
N, F	U	OUTPUT	UP	-5.2	0.8
			DOWN	-7.4	-9.2


DELAY - USEC

	MINIMUM	MAXIMUM
TURN ON	0.20	0.60**
TURN OFF	0.25	0.40**

**THIS DELAY CAN INCREASE TO 0.75 USEC FOR CAPACITIVE LOAD.

**THIS DELAY CAN INCREASE TO 0.55 USEC FOR CAPACITIVE LOAD.

NOTE: LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TESTR - CTDL	6-27-62	EC 115599					
POWER INVERTER	30.4.63	77 83687					
DESIGN	NO	MODEL	SMS				
DETAIL	NO	3-1-62	SCALE	NONE			
CHECK	WH	3-1-62	DRAW	L16 3-17-62			
APPRO			CHECK				

729854

729856



STANDARDS CODE

CARD CODE 729856
D G P -

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370343


CLOCK -AND WITH EMITTER FOLLOWER DRIVER



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN T5 TURNS ON, T4 OFF, OUTPUT IS UP
2. ANY INPUT UP, T5 OFF, T4 ON, OUTPUT IS DOWN
3. DELAY DRIVING CTDL LOADS
TURN ON .28 USEC MAX
TURN OFF .1 USEC MAX
4. DELAY DRIVING CLOCK LOAD
TURN ON .15 USEC
TURN OFF .15 USEC

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
E, P, C, D, B, A	T	INPUT	UP	1.44	6.24
			DOWN	-4.46	-6.24
F, D, A	W	OUTPUT	UP	-0.89	.24
			DOWN	-7.44	-12.48



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-CLOCK - AND WITH EMITTER FOLLOWER DRIVER				6-17-62	EC 115599					
				30.4.63	77 83687					
DESIGN	RD	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LIG 3-17-62						
APPRO			CHECK							

729856



729857

STANDARD CODE

CARD CODE 729857
D G Q -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370342


CLOCK + AND WITH EMITTER FOLLOWER DRIVER



SEQUENCE OF OPERATION

1. ALL INPUTS UP, T4 IS ON, T3 IS OFF, OUTPUT IS DOWN
2. ONE INPUT DOWN, T4 IS OFF, T3 IS ON, OUTPUT IS UP
3. DELAY WHEN DRIVING CYDL LOADS
TURN ON .1 USEC MAX
TURN OFF .25 USEC MAX
4. DELAY WHEN DRIVING CLOCK LOAD
TURN ON .26 USEC MAX
TURN OFF .12 USEC MAX

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
E, P, B, C	T	INPUT	UP	3.68 6.24
P, B, C	T	INPUT	DOWN	-4.46 -6.24
H, A, B	T	OUTPUT	UP	3.89 6.24
			DOWN	-4.46 -6.24



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62



INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-CLOCK +AND WITH EMITTER FOLLOWER DRIVER	6-27-62	EC115599					
DESIGN							
DETAIL RQ	3-1-62	SCALE NONE					
CHECK WH	3-1-62	DRAW LIG	3-7-62				
APPRO		CHECK					

C

729857


REFERENCE DRAWING
SEE PRODUCTION DRAWING 370342

CLOCK AND WITH EMITTER FOLLOWER DRIVER



- SEQUENCE OF OPERATION
1. ALL INPUTS UP, T₁ IS ON, T₂ IS OFF, OUTPUT IS DOWN.
 2. ONE INPUT DOWN, T₁ IS OFF, T₂ IS ON, OUTPUT IS UP.
 3. DELAY WHEN DRIVING CTDL LOADS
TURN ON .1 USEC MAX
TURN OFF .25 USEC MAX
 4. DELAY WHEN DRIVING CLOCK LOAD
TURN ON .25 USEC MAX
TURN OFF .12 USEC MAX

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
E, F, H	T	INPUT	UP	3.60 - 6.24
			DOWN	-4.46 - -6.24
F, D, C	T	INPUT	UP	3.60 - 6.24
			DOWN	-4.46 - -6.24
H, A, B	T	OUTPUT	UP	3.09 - 6.24
			DOWN	-4.46 - -6.24



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62



INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAMECARD ALM TEST-CLOCK AND WITH EMITTER FOLLOWER DRIVER	6-29-62	115529					729857
DESIGN							
DESIGN NO.	11-1-52 (CAND)	1047					
DESIGN NO.	11-1-52 (CAND)	1047					

729858
STANDARDS CODE

CARD CODE 729858
DKA -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370443

ALLOY-DRIVER, CURRENT




- SEQUENCE OF OPERATION
1. H, D, E TIED TOGETHER
 2. DOWN OUTPUT AT B, G, T4, T2 OFF, BASE OF T5 GOES TO A MINUS LEVEL AND OFF
 3. WITH T5 OFF ITS COLLECTOR IS AT PLUS LEVEL; THIS FORWARD BIAS THE DIODES D30 TO 34 ALLOWING CURRENT TO FLOW

NOTE: FOR -36V USE AS IS, FOR -20V, JUMPER BACK PANEL PINS "P" AND "R"

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
B	U	ACTIVATE STORAGE	UP	-5.26 0.24
			DOWN	-7.44 -12.5
G	U	INPUT	UP	-5.26 0.24
			DOWN	-7.44 -12.5
A		+34		
A		GROUND		

- DELAY
1. TURN-ON DELAY SHALL BE MEASURED FROM THE 90% POINT OF THE FALL OF THE INPUT PULSE TO THE 90% POINT ON THE RISE OF THE OUTPUT PULSE AS MEASURED ACROSS R_L AND SHALL BE NOT GREATER THAN 200 NANO SECONDS.
 2. TURN-OFF DELAY SHALL BE MEASURED FROM THE 10% POINT ON THE RISE OF THE INPUT PULSE TO THE 10% POINT ON THE FALL OF THE OUTPUT PULSE AS MEASURED ACROSS R_L AND SHALL BE NOT GREATER THAN 100 NANO SECONDS.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62



INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-ALLOY-CURRENT DRIVER		6-27-62	115599					729858
DESIGN	RQ	3-1-62	SCALE	NONE				
CHECK	MH	3-1-62	DRAW	LIG 3-17-62				
APPROV			CHECK					

729858
STANDARD CODE

6480 0005 729858
D K A -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370443

ALLOY-DRIVER, CURRENT




- SEQUENCE OF OPERATION
1. N, D, E TIED TOGETHER
 2. DOWN OUTPUT AT B, C, T4, T5 OFF, BASE OF T5 GOES TO A MINUS LEVEL AND OFF
 3. WITH T5 OFF ITS COLLECTOR IS AT PLUS LEVEL; THIS FORWARD BIASES THE DIODES D18 TO D14 ALLOWING CURRENT TO FLOW

NOTE: FOR -15V USE AS IS, FOR -10V, JUMPER BACK PANEL PINS 11 AND 12

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
B	U	ACTIVATE STORAGE	UP -5.26	0.24
			DOWN -7.44	-12.5
G	U	INPUT	UP -5.26	0.24
			DOWN -7.44	-12.5
A		+34		
A		GROUND		

- DELAY
1. TURN-ON DELAY: SHALL BE MEASURED FROM THE 90% POINT OF THE FALL OF THE INPUT PULSE TO THE 90% POINT ON THE RISE OF THE OUTPUT PULSE AS MEASURED ACROSS R₉ AND SHALL BE NOT GREATER THAN 200 NANO SECONDS.
 2. TURN-OFF DELAY SHALL BE MEASURED FROM THE 10% POINT ON THE RISE OF THE INPUT PULSE TO THE 10% POINT ON THE FALL OF THE OUTPUT PULSE AS MEASURED ACROSS R₉ AND SHALL BE NOT GREATER THAN 100 NANO SECONDS.



CIRCUIT AND PACKAGING STANDARDS	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHARGE NO.	APPROVAL	DATE	CHARGE NO.	APPROVAL	DEVELOPMENT NO.
NAMEI CARD RSM TSTR-ALLOY-CURRENT DRIVER	6-29-62	115599					729858
	1-3-63	EC118034					
	30-4-63	TF 83687					
DESIGN	3-1-62	MODEL	SNS P				
DETAIL	3-1-62	RECALL	NONE				
CHECK	3-1-62	DRAW	LIG 13-17-62				
APPD		CHECK					



729858

729859
STANDARD CODE


CARD CODE 729859
FP --

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371453

ALLOY - LOAD RESISTOR - 40.2Ω 2W
MOUNT CARD ON ONE INCH CENTERS NOTE XXX



APPLICATION
1. USED AS TERMINATING RESISTOR PRINT
BUFFER ARRAY



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR - ALLOY	6-22-62	EC 115599					
	LOAD RESISTOR 40.2Ω 2W	30-4-63	J783687					
DESIGN	MODEL	SMS						
DETAIL	RD	3-1-62	SCALE	NONE				
CHECK	LN	3-1-62	DRAW	LIG	3-17-62			
APPRO			CHECK					


729859

729860
STANDARD
OSC

CARD CODE 729860
FT --


REFERENCE DRAWING
SEE PRODUCTION DRAWING 371405

ALLOY - OSCILLATOR 360KC FREE RUNNING (CRYSTAL)



- SEQUENCE OF OPERATION
1. WHEN POWER IS UP, THE OSCILLATOR TURNS ON
 2. PIN A MUST BE TIED TO PIN B

PINS	SIGNAL NAME	WAVE SHAPPE	LEVELS	
			HIN	MAX
A	OUTPUT		UP	.697
			DOWN	-.92
				-2.04



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARDS	
APPROVAL	DATE
ABC	4-2-62



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR - ALLOY			6-29-62	EC115599					
OSC	F/A NPN 360KC (CRYSTAL)			30.4.63	7783687					
DESIGN		MODEL	SHS							
DETAIL	RQ 3-1-62	SCALE	NONE							
CHECK	WHY 3-1-62	DRAW	LIG 3-17-62							
APPRO		CHECK								

729860

729861
STANDARD CODE

CARD CODE 729861
FW --


REFERENCE DRAWING
SEE PRODUCTION DRAWING 371490



SEQUENCE OF OPERATION

- COLLECTORS OF T3, T2, T6, T5 ARE TIED TO +6 THRU A TERMINATING RESISTOR CARD AND THEIR EMITTERS ARE TIED TO CURRENT DRIVER SOURCE CARD THRU WINDINGS IN CORE ARRAY.
- A DOWN INPUT AT A WILL TURN T1 ON AND T3 OR T2 DEPENDING ON WHICH TRANSISTOR IS SUPPLIED EMITTER CURRENT FROM CURRENT DRIVER CARD.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A, D	INPUT		UP: -2	DOWN: -12



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASH TSTR - ALLOY - SWITCHES		4-2-62	115599					
		3-4-63	7783687					
DESIGN	RD	3-1-62	SCALE	NONE				
CHECK	UN	3-1-62	DRAW	LIG D-17-62				
APPRO			CHECK					

729861

729862

STANDARD CODE

CARD CODE 729862


GJ --

REFERENCE DRAWING

SEE PRODUCTION DRAWING 371501


GENERAL PURPOSE FILTER CARD

FILT



APPLICATION

- 1. THIS CARD USED TO FILTER SUPPLY VOLTAGES TO GROUND POTENTIAL



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM FSTR- GENERAL PURPOSE FILTER CARD	6-17-62	2	11559				
DESIGN		30.4-63	77	83687				
MODEL	SMS							
METAL REQ	3-1-62	SCALE	NONE					
CHECKER	WH	3-1-62	DRAW	LIG	3-17-62			
APPRO		CHECK						

C

729862

729862


729863

STANDARD CODE

CARD CODE 729863
HN --

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371463


ALLOY-DRIVERS, READ WRITE VM



SEQUENCE OF OPERATION

1. T4, T2 ON; T3, T1 OFF
2. DOWN INPUT AT B 0.5 U SEC BEFORE DOWN INPUT AT A TURNS T4 OFF T3 ON
3. WAVE FORM AT C OR E NOT SHOWN AS THE FUNCTION OF T1 AND T3 IS CURRENT OUTPUT
4. DELAY
TURN ON MAXIMUM .3 USEC
TURN OFF .37 USEC

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
B, G	U	INPUT GATE	UP	-0.54 0.24
			DOWN	-7.44 -12.5
A, H	U	INPUT SET	UP	0.0 -0.1
			DOWN	-11.5 -12.5
INPUT TO OF	BASE T1, T3	WAVE SHAPE	UP	-5.8
			DOWN	-11.8



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM ISTR - ALLOY				4-27-62	EC115599					
DRIVERS - READ WRITE VM				30-4-63	JT83687					
DESIGN	RQ	3-1-62	SCALE	HOME						
CHECK	VM	3-1-62	DRAW	LIG	3-17-62					
APPROD			CHECK							

729863

C



729864

729864
JF --

REFERENCE DRAWING

SEE PRODUCTION DRAWING 371579

CTOL - HIGH SPEED ONE WAY PNP NO LOADS




SEQUENCE OF OPERATION

1. WHEN THE INPUT IS UP, THE TRANSISTOR IS OFF, THE OUTPUT IS DOWN
2. WHEN THE INPUT IS DOWN, THE TRANSISTOR IS ON, THE OUTPUT IS UP
3. ALL OUTPUTS MUST BE COLLECTOR LOADED
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
B, F, H, D	T INPUT		UP	1.44 6.24
			DOWN	-7.4 -6.24
B, C, P, A	U OUTPUT		UP	-7.44 -2.4
			DOWN	-7.44 -12.48

DELAY - USEC

	MINIMUM	MAXIMUM
TURN ON	0.05	0.25
TURN OFF	0.10	0.40



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CRAD ASM TSTR-CTOL - HIGH	6-27-62	115599					
SPEED WRY PNP NO LOADS	30.4.63	7783687					
DESIGN NO 12-1-62	SCALE NONE						
CHECK LN 9-1-62	DRAP LIG 9-17-62						
APPRO	CHECK						

C

729864



729865

STANDARD CODE

CARD CODE 729865
JF VA

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371578

CTDL HIGH SPEED ONE WAY PNP ONE LOAD




SEQUENCE OF OPERATION

1. WHEN THE INPUT IS UP, THE TRANSISTOR IS OFF, THE OUTPUT IS DOWN.
2. WHEN THE INPUT IS DOWN, THE TRANSISTOR IS ON, THE OUTPUT IS UP.
3. T2, T4, T5 MUST BE COLLECTOR LOADED.
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
E, F, H, D	T	INPUT	UP	1.44 6.24
			DOWN	-7.4 -6.24
G, C, P, A	U	OUTPUT	UP	-5.4 .24
			DOWN	-7.44 -12.48

DELAY - USEC

	MINIMUM	MAXIMUM
TURN ON	0.05	0.25
TURN OFF	0.10	0.40



CIRCUIT AND PACKAGING STANDARD

APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHARGE NO.	APPROVAL	DATE	CHARGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR-CTDL HIGH SPEED ONE WAY PNP ONE LOAD	4-27-62	EC 115599					
DESIGN		30.4.63	JT 83687					
DETAIL	RQ 3-1-62	SCALE	NONE					
CHECK	WM 3-1-62	DRAW	LIG 3-17-62					
APPRO		CHECK						


729865

729866
STANDARD CODE

CARD CODE 729866
JF VN

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371577

CTDL HIGH SPEED ONE WAY PNP TWO LOADS




SEQUENCE OF OPERATION

1. WHEN THE INPUT IS UP, THE TRANSISTOR IS OFF, THE OUTPUT IS DOWN
2. WHEN THE INPUT IS DOWN, THE TRANSISTOR IS ON, THE OUTPUT IS UP
3. T2, T4 COLLECTORS MUST BE LOADED
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
E, F, H, D	T INPUT		UP 1.44	6.24
G, C, P, A	U OUTPUT		UP -.54	-.24
			DOWN -7.44	-12.44

DELAY - USEC

	MINIMUM	MAXIMUM
TURN ON	0.05	0.25
TURN OFF	0.10	0.40



CIRCUIT AND PACKAGING STANDARD
APPROVAL DATE
ABC 4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CAPD ASM TSTR- CTDL HIGH SPEED ONE WAY PNP TWO LOADS	3-1-62	EC115599					
DESIGN	3-1-62	3783687					
DETAIL	3-1-62						
CHECK	3-1-62						
APPROV							

729866



729867

STANDARD CODE

CARD CODE 729867
JF VP

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371576

CTDL HIGH SPEED ONE WAY PNP ALL LOADS




SEQUENCE OF OPERATION

1. WHEN THE INPUT IS UP, THE TRANSISTOR IS OFF, THE OUTPUT IS DOWN
2. WHEN THE INPUT IS DOWN, THE TRANSISTOR IS ON, THE OUTPUT IS UP
3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
E, F, H, D	T	INPUT	UP	1.44 6.24
			DOWN	-7.4 -6.24
G, C, P, A	U	OUTPUT	UP	-5.4 .24
			DOWN	-7.44 -12.48

DELAY - USEC

	MINIMUM	MAXIMUM
TURN ON	0.05	0.25
TURN OFF	0.10	0.40



CIRCUIT AND PACKAGING STANDARD

APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-CTDL HIGH SPEED ONE WAY PNP ALL LOADS		6-29-62	EC115599					
DESIGN		30-4-63	JTB3687					
DETAIL	RQ 3-1-62	SCALE	NONE					
CHECK	WH 3-1-62	DRAW	LIG 3-17-62					
APPRO		CHECK						

729867

729868

STANDARD CODE



CARD CODE 729868

JG --

REFERENCE DRAWING

SEE PRODUCTION DRAWING 371583

CTDL HIGH SPEED - TWO WAY "AND" PNP NO LOADS



SEQUENCE OF OPERATION

1. ANY INPUT UP, TRANSISTOR IS OFF, THE OUTPUT IS DOWN
2. ALL INPUTS DOWN, THE TRANSISTOR IS ON, THE OUTPUT IS UP
3. ALL OUTPUTS MUST BE COLLECTOR LOADED
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN


PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
B, F, D, C, G, E	T INPUT		UP	+1.44 +6.24
H, I, A	U OUTPUT		DOWN	-7.44 -6.24
			UP	-7.44 +2.4
			DOWN	-7.44 -12.48

DELAY

	MINIMUM	MAXIMUM
TURN ON	0.15	0.50
TURN OFF	0.05	0.80*

*THIS DELAY CAN OCCUR ONLY ON HEAVILY LOADED BLOCKS.

NOTE: THE ABOVE RANGES OF DELAYS ARE REPRESENTATIVE. SPECIFIC CIRCUIT APPLICATION AND/OR WIRING CAPACITANCE MAY RESULT IN DELAYS WHICH ARE OUT OF THE GIVEN RANGES. IN SUCH CASES, CARD REPLACEMENT SHOULD INDICATE IF THE CIRCUIT IS OUT OF SPECIFICATIONS. EXAMPLE: LOGIC BLOCK DRIVING OF "OR".



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARDS	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-CTDL HIGH				4-29-62	EC 115599					729868
SPEED-TWO WAY "AND" PNP NO LOADS				30.4-63	JT 83687					
DESIGN	RQ	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LIG 3-7-62						
APPROV			CHECK							

729868

729869



STANDARD CODE

CARD CODE 729869
JG VV

REFERENCE DRAWING

SEE PRODUCTION DRAWING 371582

CTDL HIGH SPEED-TWO WAY "AND" PNP ONE LOAD



SEQUENCE OF OPERATION

1. ANY INPUT UP, TRANSISTOR IS OFF, THE OUTPUT IS DOWN
2. ALL INPUTS DOWN, THE TRANSISTOR IS ON THE OUTPUT IS UP
3. T2, T4 MUST BE COLLECTOR LOADED
4. PIN P IS CURRENT MODE OUTPUT
5. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN


PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
B, C	T	INPUT	UP +1.44	+6.24
			DOWN -.74	-6.24
N	U	OUTPUT	UP -.54	+2.4
			DOWN -7.44	-12.48
P	P	OUTPUT	UP -4.93	-3.54
			DOWN -8.82	-12.48
D, E, E, B	T	INPUT	UP +1.44	+6.24
			DOWN -.74	-6.24
N, A	U	OUTPUT	UP -.54	+2.4
			DOWN -7.44	-12.48

DELAY

	MINIMUM	MAXIMUM
TURN ON	0.15	0.50
TURN OFF	0.05	0.80*

*THIS DELAY CAN OCCUR ONLY ON HEAVILY LOADED BLOCKS.

NOTE: THE ABOVE RANGES OF DELAYS ARE REPRESENTATIVE. SPECIFIC CIRCUIT APPLICATION AND/OR WIRING CAPACITANCE MAY RESULT IN DELAYS WHICH ARE OUT OF THE GIVEN RANGES. IN SUCH CASES, CARD REPLACEMENT SHOULD INDICATE IF THE CIRCUIT IS OUT OF SPECIFICATIONS. EXAMPLE: LOGIC BLOCK DRIVING EF "OR".



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM	TSTR	CTDL HIGH	4-2-62	2C115599					
	SPEED-TWO WAY	"AND"	PNP ONE LOAD	30.4.63	7783697					
DESIGN	RQ	3-1-62	SCALE	ROWE						
DETAIL	WH	3-1-62	DRAW	LIG	3-17-62					
CHECK										
APPRO										

729869



729870

STANDARD
FORM

CARD CODE 729870
JG VW

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371581

CTDL HIGH SPEED - TWO WAY "AND" PNP TWO LOADS




- SEQUENCE OF OPERATION
1. ANY INPUT UP, THE TRANSISTOR IS OFF, THE OUTPUT IS DOWN
 2. ALL INPUTS DOWN, THE TRANSISTOR IS ON, THE OUTPUT IS UP
 3. T4 MUST BE COLLECTOR LOADED
 4. PIN P IS CURRENT MODE OUTPUT
 5. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
B, C	T	INPUT	UP +4.44	+6.24
			DOWN -7.4	-6.24
N	U	OUTPUT	UP -7.4	+6.24
			DOWN -7.44	-12.48
P	P	OUTPUT	UP -4.93	-3.54
			DOWN -8.82	-12.48
F, G	T	INPUT	UP +4.44	+6.24
			DOWN -7.4	+6.24
N	U	OUTPUT	UP -7.4	+6.24
			DOWN -7.44	-12.48
B, C	T	INPUT	UP +1.44	+6.24
			DOWN -7.4	+6.24
A	U	OUTPUT	UP -7.4	+6.24
			DOWN -7.44	-12.48

DELAY

	MINIMUM	MAXIMUM
TURN ON	0.15	0.50
TURN OFF	0.05	0.80*

*NOTES BELOW CAN OCCUR ONLY ON HEAVILY LOADED BLOCKS.
NOTE: THE ABOVE RANGES OF DELAYS ARE REPRESENTATIVE. SPECIFIC CIRCUIT APPLICATION AND/OR WIRING CAPACITANCE MAY RESULT IN DELAYS WHICH ARE OUT OF THE GIVEN RANGES. IN SUCH CASES, CARD REPLACEMENT SHOULD INDICATE IF THE CIRCUIT IS OUT OF SPECIFICATIONS. EXAMPLE: LOGIC BLOCK DRIVING BY 'ON'.



INTERNATIONAL BUSINESS MACHINES CORP.							
NAME	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
CARD ASM TSTR-CTDL HIGH	6-27-62	EC 115599					
SPEED-TWO WAY "AND" PNP TWO LOADS		30-4-62 783687					
DESIGN	RQ	3-1-62	SCALE	NONE			
DRAW	LN	3-1-62	DRAW	LIG	3-1-62		
CHECK			CHECK				
APPROVAL							

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

729870



729871

STANDARD CODE

CARD CODE 729871
JG WW

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371580

CTDL HIGH SPEED-TWO WAY "AND" PNP ALL LOADS



SEQUENCE OF OPERATION

1. ANY INPUT UP, TRANSISTOR OFF, THE OUTPUT IS DOWN
2. ALL INPUTS DOWN, TRANSISTOR ON, THE OUTPUT IS UP
3. PIN P IS CURRENT MODE OUTPUT
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN


PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
B, C	Y INPUT	[Waveform: High then Low]	UP	+1.44 +6.24
			DOWN	-7.44 -6.24
H	U OUTPUT	[Waveform: High]	UP	-5.4 +2.4
			DOWN	-7.44 -12.48
P	P OUTPUT	[Waveform: High]	UP	-4.93 -3.54
			DOWN	-8.82 -12.48
F, D, G, E	T INPUT	[Waveform: High then Low]	UP	+1.44 +6.24
			DOWN	-7.44 -6.24
A, N	U OUTPUT	[Waveform: High]	UP	-5.4 +2.4
			DOWN	-7.44 -12.48

DELAY

	MINIMUM	MAXIMUM
TURN ON	0.15	0.50
TURN OFF	0.05	0.80*

*THIS DELAY CAN OCCUR ONLY ON HEAVILY LOADED BLOCKS.

NOTE: THE ABOVE RANGES OF DELAYS ARE REPRESENTATIVE. SPECIFIC CIRCUIT APPLICATION AND/OR WIRING CAPACITANCE MAY RESULT IN DELAYS WHICH ARE OUT OF THE GIVEN RANGES. IN SUCH CASES, CARD REPLACEMENT SHOULD INDICATE IF THE CIRCUIT IS OUT OF SPECIFICATIONS. EXAMPLE: LOGIC BLOCK DRIVING OF "ON".



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASH TSTR-CTDL HIGH	DATE	4-27-62	EC	115599					729871
DESIGN	SPEED-TWO WAY "AND" PNP ALL LBS	DATE	30-4-63	ST	83687					
DETAIL	RD 3-1-62	SCALE	NONE							
CHECK	WH 3-1-62	DRAW	LIG 3-17-62							
APPROV		CHECK								


729871

STANDARD CODE
729872

CARD CODE 729872
JH --

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371586

CTDL HIGH SPEED 3-WAY "AND" NO LOADS



- SEQUENCE OF OPERATION
1. ANY INPUT UP, TRANSISTOR OFF, THE OUTPUT IS DOWN
 2. ALL INPUTS DOWN, TRANSISTOR ON, THE OUTPUT IS UP
 3. INPUTS ON EXTENDER INPUTS MUST BE DOWN IN COINCIDENCE WITH INPUTS ON CARD FOR UP OUTPUT
 4. BOTH OUTPUTS MUST BE COLLECTOR LOADED
 5. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.


PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
D, E, F	INPUT	[Waveform: High to Low]	UP	+1.44 +6.24
			DOWN	-.74 -6.24
N	OUTPUT	[Waveform: Low to High]	UP	-.54 +.24
			DOWN	-7.44 -12.48
A, B, C	INPUT	[Waveform: High to Low]	UP	+1.44 +6.24
			DOWN	-.74 -6.24
U	OUTPUT	[Waveform: Low to High]	UP	-.54 +.24
			DOWN	-7.44 -12.48
Q	EXTENDER INPUT	[Waveform: High to Low]	UP	+6
			DOWN	0.0

DELAY

	MINIMUM	MAXIMUM
TURN ON	0.15	0.50
TURN OFF	0.05	0.80

†THIS DELAY CAN OCCUR ONLY ON HEAVILY LOADED BLOCKS.

NOTE: THE ABOVE RANGES OF DELAYS ARE REPRESENTATIVE. SPECIFIC CIRCUIT APPLICATION AND/OR WIRING CAPACITANCE MAY RESULT IN DELAYS WHICH ARE OUT OF THE GIVEN RANGES. IN SUCH CASES, CARD REPLACEMENT SHOULD INDICATE IF THE CIRCUIT IS OUT OF SPECIFICATIONS. EXAMPLE: LOGIC BLOCK DRIVING IF "ON".



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ALM YSTR-CTDL HIGH SPEED 3-WAY "AND" PNP NO LOADS	4-1-62	RC115599					729872
DESIGN	0-1-62	SCMT					
CHECK	0-1-62	DEAR					
APPRO		CHECK					

729872


729874

STANDARD CODE

CARD CODE 729874
JH WV

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371584

CTDL HIGH SPEED 3-WAY "AND" PNP ALL LOADS



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN, TRANSISTOR IS ON, THE OUTPUT IS UP
2. ANY ONE INPUT UP, THE TRANSISTOR IS OFF, THE OUTPUT IS DOWN
3. ALL INPUTS ON EXTENDER CARD MUST BE IN COINCIDENCE WITH INPUTS ON CARD FOR UP OUTPUT
4. PIN P IS CURRENT MODE OUTPUT
5. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN


PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
D, E, F	T INPUT	[Waveform]	UP	1.44 6.24
H	U OUTPUT	[Waveform]	DOWN	-7.44 -6.24
P	P OUTPUT	[Waveform]	UP	-4.93 -3.54
A, B, C	T INPUT	[Waveform]	DOWN	-8.82 -12.48
N	U OUTPUT	[Waveform]	UP	1.44 6.24
U	OUTPUT	[Waveform]	DOWN	-7.44 -6.24
G	EXTENDER INPUT	[Waveform]	UP	+6
			DOWN	0.0

DELAY

	MINIMUM	MAXIMUM
TURN ON	0.15	0.50
TURN OFF	0.05	0.80

*THIS DELAY CAN OCCUR ONLY ON HEAVILY LOADED BLOCKS.

NOTE: THE ABOVE RANGES OF DELAYS ARE REPRESENTATIVE. SPECIFIC CIRCUIT APPLICATION AND/OR WIRING CAPACITANCE MAY RESULT IN DELAYS WHICH ARE OUT OF THE GIVEN RANGES. IN SUCH CASES, CARD REPLACEMENT SHOULD INDICATE IF THE CIRCUIT IS OUT OF SPECIFICATIONS. EXAMPLE: LOGIC BLOCK DRIVING EP "OR".



COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.				CIRCUIT AND PACKAGING STANDARD			
NAME	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DATE
CARD ASM TSTR-CTDL HIGH SPEED 3-WAY "AND" PNP ALL LOADS	1/9 62	EC 115599					
DESIGN	3-1-62	SCALE NONE					
CHECK	3-1-62	DRAW LIG 3-17-62					
APPRO							

729874



729875

CARD CODE 729875
JJ --

REFERENCE DRAWING

SEE PRODUCTION DRAWING 371590

CTDL HIGH SPEED ONE WAY NPN NO LOADS




SEQUENCE OF OPERATION

1. IF THE INPUT IS UP, THE TRANSISTOR IS ON, THE OUTPUT IS DOWN
2. IF THE INPUT IS DOWN, THE TRANSISTOR IS OFF, THE OUTPUT IS UP
3. ALL TRANSISTORS MUST BE COLLECTOR LOADED
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
E, F, N, D	U	INPUTS	UP	-5.26 +.24
			DOWN	-7.44 -12.48
G, C, P, A	T	OUTPUTS	UP	+1.44 +6.24
			DOWN	-5.26 -6.24

DELAY - USEC

	MINIMUM	MAXIMUM
TURN ON	0.10	0.20
TURN OFF	0	0.30



CIRCUIT AND PACKAGING STANDARD

APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-CTDL HIGH	4-27-62	6115599					729875
SPEED ONE WAY NPN NO LOADS	30.4.63	7783687					
DESIGN	MODEL	SMS					
DETAIL RQ 3-1-62	SCALE	NONE					
CHECK MN 3-1-62	DRAW	LIG 3-17-62					
APPRO	CHECK						

729875

729876

STANDARD CODE



CARD CODE 729876

JJ VA

REFERENCE DRAWING

SEE PRODUCTION DRAWING 371589

CTDL HIGH SPEED ONE WAY NPN ONE LOAD




SEQUENCE OF OPERATION

1. IF THE INPUT IS UP, THE TRANSISTOR IS ON, THE OUTPUT IS DOWN
2. IF THE INPUT IS DOWN, THE TRANSISTOR IS OFF, THE OUTPUT IS UP
3. T5, T2, T4 MUST BE COLLECTOR LOADED
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
E, F, H, D	U	INPUT	UP	-5.26 +.24
			DOWN	-7.44 -12.48
B, C, P, A	Y	OUTPUT	UP	+1.44 +6.24
			DOWN	-5.46 -6.24

DELAY - USEC

	MINIMUM	MAXIMUM
TURN ON	0.10	0.30
TURN OFF	0	0.30



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM BSTR - CTDL HIGH SPEED ONE WAY NPN ONE LOAD	6-27-62	EC 115599					
	30.4.63	JT 83687					
DESIGN	3-1-62	SCALE	NONE				
CHECK	3-1-62	DRAW	LIG 12-62				
APPROV		CHECK					


729876

729877
STANDARD CODE

CARD CODE 729877
JJ VN

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371588

CTDL HIGH SPEED ONE WAY NPN TWO LOADS




- SEQUENCE OF OPERATION
1. IF THE INPUT IS UP, THE TRANSISTOR IS ON, THE OUTPUT IS DOWN
 2. IF THE INPUT IS DOWN, THE TRANSISTOR IS OFF, THE OUTPUT IS UP
 3. PINS P & A MUST BE TIED TO COLLECTOR LOAD
 4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
E, F, H, D	INPUT		UP DOWN	-5.26 -7.44	+2.24 -12.48
G, C, P, A	OUTPUT		UP DOWN	+1.44 -5.46	+6.24 -6.24

DELAY - USEC

TUNE ON	MINIMUM	MAXIMUM
TUNE ON	0.19	0.20
TUNE OFF	0	0.30



CIRCUIT AND PACKAGING STANDARDS

APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM YSTR-CTPL HIGH SPEED ONE WAY NPN TWO LOADS	2-7-62	EC 115599					729877
DESIGN		30.6.63	7783687				
DETAIL	3-1-62	SCALE	NDNC				
CHECK	3-1-62	DRAWN	LTG	3-17-62			
APPRO		CHECK					


729878

STANDARDS CODE

CARD CODE 729878
JJ VP

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371587

CTOL HIGH SPEED ONE WAY NPN ALL LOADS




- SEQUENCE OF OPERATION:
1. IF THE INPUT IS UP, THE TRANSISTOR IS ON, THE OUTPUT IS DOWN.
 2. IF THE INPUT IS DOWN, THE TRANSISTOR IS OFF, THE OUTPUT IS UP.
 3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
E, F, H, D	U	INPUT	UP	-5.26	+2.24
			DOWN	-7.44	-12.48
G, C, P, A	T	OUTPUT	UP	+1.44	+6.24
			DOWN	-5.46	-6.24
			UP		
			DOWN		

DELAY - USEC

	MINIMUM	MAXIMUM
TURN ON	0.10	0.20
TURN OFF	0	0.30



CIRCUIT AND PACKAGING STANDARD

APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASH TSTR-CTOL HIGH	6-29-62	EC115599					729878
SPEED ONE WAY NPN ALL LOADS	30-6-63	JT 83687					
DESIGN	MODEL	SNS					
DETAIL	RQ 3-1-62	SCALE NONE					
CHECK	WH 3-1-62	DRAW LIG 5-17-62					
APPRO	CHECK						

729878



729879

STANDARD CODE

CARD CODE 729879
JL VB

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371077

CTDL LOGIC INVERTER PNP ALL LOADS




SEQUENCE OF OPERATION

1. FOR AN UP OUTPUT THE INPUT MUST BE DOWN
2. THE GATING DIODE IS PROVIDED ONLY TO RESET A LOGIC INVERTER LATCH. IT SHOULD NOT BE USED AS A SIGNAL INPUT SINCE IT IS POSSIBLE FOR THE SIGNAL INPUT TO OVERRIDE THE GATE
3. IN APPLICATIONS USING BOTH INPUTS ON CIRCUITS 1 AND 2 THE GATE (PINS G OR F) AND SIGNAL INPUTS MUST BE DOWN FOR AN UP OUTPUT
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
H, D	U	INPUT SIGNAL	UP	-0.54 +0.24
			DOWN	-7.44 -12.48
G, F	T	INPUT GATE	UP	+1.44 +6.24
			DOWN	-0.74 -6.24
H, P	U	OUTPUT	UP	-0.54 +0.24
			DOWN	-7.44 -12.48
A, B, H, D	U	INPUT	UP	0.54 +0.24
			DOWN	-7.44 -12.48
E, C, P, H	U	OUTPUT	UP	-0.54 +0.24
			DOWN	-7.44 -12.48

DELAY - USEC

	MINIMUM	MAXIMUM
TURN ON	-0.05	+0.15
TURN OFF	+0.05	+0.55



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR - CTDL	4-2-62	EC 115599					
LOGIC INVERTER PNP ALL LOADS	30.4.63	JTB3687					
DESIGN	RD	3-1-62	SCALE	NONE			
CHECK	WR	3-1-62	DRAW	L18	3-17-62		
APPROD			CHECK				

C

729879

729879


729880

STANDARD CODE

CARD CODE 729880
JM VB

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371079

CTDL LOGIC INVERTER NPN ALL LOADS




SEQUENCE OF OPERATION

1. GATE AND SIGNAL UP, TRANSISTOR ON, DOWN OUTPUT.
2. GATE OR SIGNAL DOWN, TRANSISTOR OFF, UP OUTPUT.
3. INPUT DOWN, TRANSISTOR OFF, OUTPUT UP.
4. INPUT UP, TRANSISTOR ON, OUTPUT DOWN.
5. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
N, D	INPUT SIGNAL		UP	+1.44	+6.24
			DOWN	-5.46	-6.24
G, F	INPUT GATE		UP	-5.26	+0.24
			DOWN	-7.44	-12.48
N, P	OUTPUT		UP	+1.44	+6.24
			DOWN	-5.46	-6.24
B, A	INPUT		UP	+1.44	+6.24
			DOWN	-5.46	-6.24
C, E	OUTPUT		UP	+1.44	+6.24
			DOWN	-5.46	-6.24

DELAY - USEC

	MINIMUM	MAXIMUM
TURN ON	-0.05	0
TURN OFF	-0.05	+0.40



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR-CTDL	DATE	1-27-62	EC	115599					
LOGIC	INVERTER NPN ALL LOADS	DATE	30.4.63	JT	83687					
DESIGN	RQ	MODEL	SMS							
DETAIL	3-1-62	SCALE	NONE							
CHECK	3-1-62	DRAW	LIG 3-17-62							
APPRO		CHECK								

C

729880




729881

STANDARDS CODE

CARD CODE 729881
JN --

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371081


CTDL - TRIGGER GATE EXTENDER



SEQUENCE OF OPERATION

- 1. AN UP INPUT AT PINS E, D OR AN UP INPUT AT BOTH B, H AND A, F PROVIDES A POSITIVE OUTPUT AT PIN C, G.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
B, H	U	GATE INPUT	UP	-5.3 0.2
A, F	U	AC SET INPUT	DOWN	-7.4 -12.5
E, D	T	DC SET INPUT	UP	1.44 6.2
C, G		EXTENDER OUTPUT	UP	1.44 6.2
			DOWN	-0.2 -0.2



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM ISTR - CTDL - TRIGGER GATE EXTENDER				7-62	115599					729881
DESIGN	RQ	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LIG B-17-62						
APPRO			CHECK							




729881

STANDARDS CODE

CARD CODE 729881
JN --


REFERENCE DRAWING
SEE PRODUCTION DRAWING 371081

CTDL - TRIGGER GATE EXTENDER



SEQUENCE OF OPERATION
1. AN UP INPUT AT PINS E, H OR AN UP INPUT AT BOTH H, H AND A, F PROVIDES A POSITIVE OUTPUT AT PIN C, G.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
B, H, U	GATE INPUT	[Square Wave]	UP: -5.3	0.2
A, F, U	AC SET INPUT	[Square Wave]	UP: -5.3	0.2
E, D, T	DC SET INPUT	[Square Wave]	UP: 1.44	6.2
C, G	EXTENDER OUTPUT	[Square Wave]	UP: 1.44	6.2
			DOWN: -7.4	-12.5
			DOWN: -0.74	-6.2
			DOWN: -0.2	-0.2



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	
NAME	CARD ASM TSTR - CTDL - TRIGGER GATE EXTENDER	DATE	6-27-62	CHANGE NO.	115599	APPROVAL		DATE		DEVELOPMENT NO.	729881
DESIGN		DATE	1-4-63	CHANGE NO.	EC116066	APPROVAL		DATE		DEVELOPMENT NO.	
DETAIL		DATE	3-4-63	CHANGE NO.	JT83687	APPROVAL		DATE		DEVELOPMENT NO.	
CHECK		DATE		CHANGE NO.		APPROVAL		DATE		DEVELOPMENT NO.	
APPRO		DATE		CHANGE NO.		APPROVAL		DATE		DEVELOPMENT NO.	


729881

729882

STANDARD CODE


CARD CODE 729882
JZ --

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371082




CTDL TRIGGER NO 2

DELAY - USEC
TYPICAL INVERTER AND EF OUTPUT WAVEFORM




INVERTER DELAY	MINIMUM	MAXIMUM
T OFF	0.15	0.8
T ON	0.10	0.3
EF DELAY	MINIMUM	MAXIMUM
T OFF	0.05	0.1
T ON	0.10	0.4

THE FOLLOWING DELAY INFORMATION APPLIES WHEN THE AC TRIGGERING INPUT PULSE HAS A RISE TIME OF 0.45 USEC. (SEE FOLLOWING FIGURE)




FROM AC SET TO INVERTER OUTPUTS	MINIMUM	MAXIMUM
	0.10	0.40
FROM AC SET TO EF OUTPUTS	MINIMUM	MAXIMUM
	0.10	0.30



SEQUENT OF OPERATION

1. T2 & T4 ON, T1 & T3 OFF
2. PIN B MUST BE CONDITIONED TO AN UP LEVEL 3.75 U SEC BEFORE A POSITIVE SHIFT IS APPLIED TO PIN A TO GIVE AN UP OUTPUT AT PINS E & P AND A DOWN OUTPUT AT PINS H & N. T2 & T4 ARE NOW OFF AND T1 & T3 ON.
3. TO FLIP THE TRIGGER TO ORIGINAL STATE PIN C & D MUST BE CONDITIONED AS WERE PINS A & B ABOVE.
4. COLLECTIVE PULLOVER CAN BE USED ON PINS E & H TO GIVE AN UP OUTPUT.
5. A (JN --) EXTENDER CARD PERMITS ADDITIONAL INPUTS AT PINS G & F TO CONTROL THE TRIGGER.
6. IF SET OR RESET IS ACCOMPLISHED THROUGH PINS G OR F, THE MINIMUM PULSE WIDTH IS 0.5 USEC.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
A, D	T A.C. SET		UP	-0.5	0.2
			DOWN	-7.4	-12.4
B	U GATE		UP	-0.5	0.2
			DOWN	-7.4	-12.4
C	U GATE		UP	-0.5	0.2
			DOWN	-7.4	-12.4
E	U OUTPUT		UP	-5.2	-0.8
			DOWN	-7.4	-9.2
H	U OUTPUT		UP	-5.2	-0.8
			DOWN	-7.4	-9.2
N	T OUTPUT		UP	1.4	3.1
			DOWN	0.7	-5.2
P	T OUTPUT		UP	1.4	3.1
			DOWN	0.7	-5.2



CIRCUIT AND PACKAGING STANDARD
APPROVAL DATE
ABC 4-2-62


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TS1K - CTDL				7-62	115599					729882
TRIGGER NO 2										
DESIGN	RQ	3-1-62	SCALE NONE							
CHECK	WH	3-1-62	DRAW LIG	3-17-62						
APPRO			CHECK							

729882

729882
STANDARD CODE


CARD CODE 729882
JZ --

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371082




CTDL TRIGGER, NO 2

DELAY - USEC
TYPICAL INVERTER AND EF OUTPUT WAVEFORM




INVERTER DELAY	MINIMUM	MAXIMUM
T OFF	0.15	0.8
T ON	0.10	0.3
EF DELAY	MINIMUM	MAXIMUM
T OFF	0.05	0.1
T ON	0.10	0.4

THE FOLLOWING DELAY INFORMATION APPLIES WHEN THE AC TRIGGERING INPUT PULSE HAS A RISE TIME OF 0.45 USEC. (SEE FOLLOWING FIGURE)




	MINIMUM	MAXIMUM
FROM AC SET TO INVERTER OUTPUTS	0.10	0.40
FROM AC SET TO EF OUTPUTS	0.10	0.30



SEQUENCE OF OPERATION

- T2 & T4 ON, T1 & T3 OFF
- PIN B MUST BE CONDITIONED TO AN UP LEVEL 3.75 USEC BEFORE A POSITIVE SHIFT IS APPLIED TO PIN A TO GIVE AN UP OUTPUT AT PINS E & P AND A DOWN OUTPUT AT PINS H & N. T2 & T4 ARE NOW OFF AND T1 & T3 ON.
- TO FLIP THE TRIGGER TO ORIGINAL STATE PIN C & D MUST BE CONDITIONED AS WERE PINS A & B ABOVE.
- COLLECTIVE PULLOVER CAN BE USED ON PINS E & H TO GIVE AN UP OUTPUT.
- A (JH --) EXTENDER CARD PERMITS ADDITIONAL INPUTS AT PINS G & F TO CONTROL THE TRIGGER.
- IF SET OR RESET IS ACCOMPLISHED THROUGH PINS G OR F, THE MINIMUM PULSE WIDTH IS 0.5 USEC.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
A,D	T A.C. SET		UP	-0.5	0.2
			DOWN	-7.4	-12.4
B	U GATE		UP	-0.5	0.2
			DOWN	-7.4	-12.4
C	U GATE		UP	-0.5	0.2
			DOWN	-7.4	-12.4
E	U OUTPUT		UP	-5.2	-0.8
			DOWN	-7.4	-9.2
H	U OUTPUT		UP	-5.2	-0.8
			DOWN	-7.4	-9.2
N	T OUTPUT		UP	1.4	3.1
			DOWN	0.7	-5.2
P	T OUTPUT		UP	1.4	3.1
			DOWN	0.7	-5.2



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHARGE NO.	APPROVAL	DATE	CHARGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM YSTR - CTDL	6-29-62	115599					729882
TRIGGER NO 2	1-4-63	EC 116066					
DESIGN							
DETAIL HQ	3-1-62	SCALE NONE					
CHECK WH	3-1-62	DRAW LIG 3-17-62					
APPROD							



729882

729883
STANDARD CODE

CARD CODE 729883
KA --


REFERENCE DRAWING
SEE PRODUCTION DRAWING 371546

ALLOY - INDICATOR DRIVER 40 MA



- SEQUENCE OF OPERATION
1. INPUT DOWN TRANSISTOR ON OUTPUT UP
 2. INPUT UP TRANSISTOR OFF OUTPUT DOWN

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A, D, B, C	T INPUT		UP	1.44 6.24
E, G, P, H	U OUTPUT		DOWN	-0.74 -6.24
			UP	-0.54 0.24
			DOWN	-10



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR- ALLOY- INDICATOR DRIVER (40 MA)	4-27-62	EC 115599					
DESIGN	MODEL SHS	30.4.63	JT 83687					
DETAIL	RQ 3-1-62	SCALE	NONE					
CHECK	VM 3-1-62	DRAW	LIG 3-17-62					
APPRO	CHECK							



729883

CARD CODE 729884
NB --

REFERENCE DRAWING

SEE PRODUCTION DRAWING 371591


CTDL SINGLE SHOT "T" INPUT



SEQUENCE OF OPERATION

1. T5, T6 ON; P TIED TO F FOR LATCH BACK AND A TO EITHER H, B, E OR C
2. POSITIVE GOING INPUT TO D, T2, T5 OFF
3. R.C. NETWORK DETERMINES LENGTH OF TIME T2 OFF
4. UP INPUT ON EXTENDER CARD WILL GIVE SAME SEQUENCE

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
D	T	INPUT	UP	1.4	6.2
			DOWN	-0.7	-6.2
B		EXTENDER INPUT	UP	-6	
			DOWN	-12	
F	T	INPUT	UP	1.4	6.2
			DOWN	-0.7	-6.2
P	T	OUTPUT	UP	1.4	6.2
			DOWN	-5.46	-6.2
A	U	OUTPUT	UP	-0.54	0.24
			DOWN	-7.44	-12.5
T2 BASE		SWITCH LEVEL		-25.8	



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASSEMBLY TSTR - CTDL	6-27-62	115599					729884
DESIGN	"SINGLE SHOT" "T" INPUT	1-11-63	22116038					
DETAIL	RQ 3-1-62							
CHECK	WH 3-1-62							
APPRO								

C



729885

729885

NC--

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371592


CTDL SINGLE SHOT "U" INPUT



SEQUENCE OF OPERATION

1. T2, T5 ON; A TIED TO B FOR LATCH BACK AND P TO EITHER D, B, F OR C
2. MINUS GOING INPUT TO E, T2, T5 OFF
3. A.C. NETWORK DETERMINES LENGTH OF TIME T5 OFF
4. DOWN INPUT ON EXTENDER CARD WILL GIVE SAME SEQUENCE

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
E	U	INPUT	UP -0.5	0.2
			DOWN -7.4	-12.5
N		EXTENDER INPUT	UP -6	
			DOWN -12	
G	U	INPUT	UP -0.5	0.2
			DOWN -7.4	-12.5
A	U	OUTPUT	UP -0.5	0.2
			DOWN -7.4	-12.5
P	T	OUTPUT	UP 1.44	6.24
			DOWN -5.46	-6.24
T5		SWITCH LEVEL		



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62



INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASSEMBLY TEST-- CTDL	6-29-62	115599					729885
SINGLE SHOT "U" INPUT	9-5-62	115599					
DESIGN							
DETAIL							
ENGR							
CHECK							

729885
58922

729885
NC--


REFERENCE DRAWING
SEE PRODUCTION DRAWING 371592

CTDL SINGLE SHOT "U" INPUT



- SEQUENCE OF OPERATION
1. TS, TS ON; A TIED TO G FOR LATCH BACK AND P TO EITHER D, Q, P OR C
 2. RIMS GOING INPUT TO E, T3, TS OFF
 3. R.C. NETWORK DETERMINES LENGTH OF TIME TS OFF
 4. DOWN INPUT ON EXTENDER CARD WILL GIVE SAME SEQUENCE

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
E	U	INPUT	UP -0.5	0.2
H		EXTENDER INPUT	UP -6	
Q	U	INPUT	UP -0.5	0.2
A	U	OUTPUT	UP -0.5	0.2
P	T	OUTPUT	UP 1.44	6.24
TS	BASE	SWITCH LEVEL	DOWN -7.44	-12.5
			DOWN -5.46	-6.24



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASSEMBLY TS1E-CTDL	6-29-62	115528					729885
SINGLE SHOT "U" INPUT	9-5-62	115529					
DESIGN	1-11-63	EC 116038					
DRAWN	3-1-62	JRU					
CHECKED	3-1-62	JRU					
APPROVED	3-1-62	JRU					

729885

729886



STANDARDS CODE

CARD CODE 729886
NG TF

REFERENCE DRAWING

SEE PRODUCTION DRAWING 371635

CTDL - INTEGRATOR - U AND - T




APPLICATION

- USED TO PROVIDE AN OUTPUT THAT IS FREE OF INTERMITTENT FLUCTUATIONS RESULTING FROM BOUNCING OF MECHANICAL OPERATED CONTACTS
- B, C, H, G ARE AT +6 LEVEL IF CONTACT IS OPEN AND -6 LEVEL IF CLOSED
- WHEN THE INPUT IS MADE THROUGH A CAM TO 130 OHMS TIED TO -12 VOLTS, THE OUTPUT IS A-T LINE. DELAY IS AS FOLLOWS: RTH=325 OHMS, 3T=3RTH C.

	MINIMUM	MAXIMUM	CAPACITANCE
TURN ON	3T=510 USEC	3T=845 USEC	.69UF
TURN ON	348	580	.47UF
TURN ON	162	268	.22UF
RTH=480 OHMS			
TURN OFF	3T=755	1250	.69UF
TURN OFF	514	852	.47UF
TURN OFF	240	400	.22UF

- WHEN THE INPUT IS MADE THROUGH A CAM TO -12 VOLTS, THE OUTPUT IS A-U LINE. DELAY IS AS FOLLOWS: RTH=240 OHMS

	MINIMUM	MAXIMUM	CAPACITANCE
TURN ON	3T=377 USEC	626 USEC	.69UF
TURN ON	257	426	.47UF
TURN ON	120	200	.22UF
RTH=480 OHMS			
TURN OFF	3T=754 USEC	1254 USEC	.69UF
TURN OFF	514	852	.47UF
TURN OFF	240	400	.22UF



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-CTDL-				6-29-62	EC 115599					729886
INTEGRATOR - U AND T				30.4.63	JT 83687					
DESIGN	RQ	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LIG 3-17-62						

729886

729887

STANDARDS CODE

CARD CODE



729887

NG XX

REFERENCE DRAWING

SEE PRODUCTION DRAWING 371996

CTDL - INTEGRATOR - U AND - T



APPLICATION

1. USED TO PROVIDE AN OUTPUT THAT IS FREE OF INTERMITTENT FLUCTUATIONS RESULTING FROM BOUNCING OF MECHANICAL OPERATED CONTACTS
2. B, C, N, G ARE AT +6 LEVEL IF CONTACT IS OPEN AND -6 LEVEL IF CLOSED
3. WHEN THE INPUT IS MADE THROUGH A CAM TO 130 OHMS TIED TO -12 VOLTS, THE OUTPUT IS A-T LINE. DELAY IS AS FOLLOWS. RTH=325 OHMS. 3T=3RTH C.

	MINIMUM	MAXIMUM	CAPACITANCE
TURN ON	3T=510 USEC	3T=845 USEC	.69UF
TURN ON	348	580	.47UF
TURN ON	162	268	.22UF

RTH=480 OHMS


TURN OFF	3T=755	1250	.69UF
TURN OFF	514	852	.47UF
TURN OFF	240	400	.22UF

4. WHEN THE INPUT IS MADE THROUGH A CAM TO -12 VOLTS, THE OUTPUT IS A-U LINE. DELAY IS AS FOLLOWS: RTH=240 OHMS

	MINIMUM	MAXIMUM	CAPACITANCE
TURN ON	3T=377 USEC	626 USEC	.69UF
TURN ON	257	426	.47UF
TURN ON	130	200	.22UF

RTH=480 OHMS

TURN OFF	3T=754 USEC	1254 USEC	.69UF
TURN OFF	514	852	.47UF
TURN OFF	240	400	.22UF



492813

COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR - CTDL -				6-26-62	EC 115599					
INTEGRATOR - U AND - T				30.4-63	JT 83687					
DESIGN	RQ	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LIG 5-17-62						
APPRO			CHECK							

729887

729887

729888



STANDARD CODE

CARD CODE 729888
NT --

REFERENCE DRAWING


SEE PRODUCTION DRAWING 371671

ALLOY DIFFERENCE AMPLIFIER



- SEQUENCE OF OPERATION
1. 50 TO 100 MV P-P INPUT SIGNAL REQUIRED
 2. OUTPUT WILL FOLLOW B INPUT

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
C	INPUT		UP	
			DOWN	
B	INPUT		UP	
			DOWN	
A	OUTPUT		UP	0.0
			DOWN	-5.0



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASSEMBLY TSTR - ALLOY	DATE	4-2-62	CHANGE NO.	EC115599	APPROVAL		CHANGE NO.		DEVELOPMENT NO.
	DIFFERENCE AMPLIFIER	DATE	30-4-68	CHANGE NO.	3783687	APPROVAL		CHANGE NO.		DEVELOPMENT NO.
DESIGN	RD	DATE	3-1-62	SCALE	NONE					
CHECK	WH	DATE	3-1-62	DRAW	LIG 347-68					
APPRO	ENTER									


729888

729889
STANDARD CODE

CARD CODE 729889
NU --

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371676

CTDL POWER INVERTER
"P" TYPE




SEQUENCE OF OPERATION

1. ALL INPUTS UP TRANSISTORS ON OUTPUT DOWN.
2. ANY INPUT DOWN TRANSISTORS OFF OUTPUT UP.
3. INPUTS TO EXTENDER CARD MUST BE UP IN COINCIDENCE WITH INPUTS TO CARD FOR DOWN OUTPUT.
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
B, O	U INPUT	[Waveform]	UP -5.26	0.24
			DOWN -7.44	-12.5
C, E	U INPUT	[Waveform]	UP -5.26	0.24
			DOWN -7.44	-12.5
A, P	EXTENDER INPUT	[Waveform]	UP -6	
			DOWN -12	
H, F	T OUTPUT	[Waveform]	UP 1.44	6.24
			DOWN -5.46	-6.24

DELAY - USEC	MINIMUM	MAXIMUM
TURN ON	0.10	0.40
TURN OFF	0.10	0.15



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASSEMBLY TSTR-CTDL	6-26-62	RC115599					
POWER INVERTER P TYPE	30.4-63	JT 83687					
DESIGN	RD	3-1-62	SCALE	NONE			
CHECK	WH	3-1-62	DRAW	L10	3-17-62		
APPRO			CHECK				

729889

729890

STANDARD
CODE




CARD CODE
NW --

729890

REFERENCE DRAWING


SEE PRODUCTION DRAWING 371598

270Ω RESISTOR CARD



APPLICATION

1. ALLOWS MECHANICAL SWITCH INPUT TO CYCL BLOCK
2. SWITCH OPEN OUTPUT -12V, SWITCH CLOSED OUTPUT COMMON LEVEL.
3. EACH RESISTOR IS USED INDIVIDUALLY



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM RESISTOR -270Ω				6-26-62	EC 115599					729890
				30-4-63	TT 83687					
DESIGN	NO	3-1-62	SCALE	MS						
DETAIL	NO			NONE						
CHECK	NO	3-1-62	DRW	L18	3-17-62					
APPD			CHECK							

729890

729891

STANDARD CODE






CARD CODE 729891

PP --

REFERENCE DRAWING

SEE PRODUCTION DRAWING 371365

CTDL EMITTER FOLLOWER - PNP




SEQUENCE OF OPERATION

1. INPUT DOWN TRANSISTOR ON OUTPUT DOWN
2. INPUT UP TRANSISTOR OFF OUTPUT UP
3. CIRCUIT MAY DRIVE UP TO 40 1-WAY LOGIC BLOCKS.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
D, E, C, F	U	INPUT	UP	-0.54 0.24
			DOWN	-9.66 -12.5
A, H, B, G	U	OUTPUT	UP	-5.26 0.24
			DOWN	-7.44 -12.5

DELAY - USEC

NO APPRECIABLE DELAY BETWEEN THE INPUT AND OUTPUT OF THE HIGH DRIVE EF.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	
NAME	CARD ASM TSTR- CTDL EMITTER FOLLOWER-PNP	DATE	1-21-62	CHANGE NO.	EC115599	APPROVAL		DATE		DEVELOPMENT NO.	729891
DESIGN	RQ 3-1-62	MODEL	SMS	DATE	30.4-63	APPROVAL	JTB3687	DATE		DEVELOPMENT NO.	
DETAIL	WH 3-1-62	STAFF	NONE	DATE		APPROVAL		DATE		DEVELOPMENT NO.	
CHECK	WH 3-1-62	DRAW	LIG 3-17-62	DATE		APPROVAL		DATE		DEVELOPMENT NO.	
APPRO		CHECK		DATE		APPROVAL		DATE		DEVELOPMENT NO.	


729891

729892
STANDARD CODE

CARD CODE 729892
PQ --

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371370


CTDL EMITTER FOLLOWER - NPN



- SEQUENCE OF OPERATION
1. OUTPUT WILL FOLLOW INPUT
 2. CIRCUIT MAY DRIVE UP TO 40 1-WAY LOGIC BLOCKS.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
				MIN	MAX
D, C, C, F	T	INPUT	UP	4.25	6.24
			DOWN	-5.46	-6.24
A, B, N, D	T	OUTPUT	UP	3.89	6.24
			DOWN	-4.46	-6.24

DELAY - USEC
NO APPRECIABLE DELAY BETWEEN THE INPUT AND OUTPUT OF THE HIGH DRIVE EP.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: CARD RM TSTR-CTDL EMITTER FOLLOWER-NPN				6-26-62	EC 115599					729892
DESIGN: 3-1-62				30.4.63	TT83687					
DETAIL NO	3-1-62	SCALE	NONE							
CHECK	WH	3-1-62	DRAW	LIG	3-17-62					
APPRO			CHECK							

C


12007

729893
STANDARD CODE

CARD CODE 729893
QC --


REFERENCE DRAWING
SEE PRODUCTION DRAWING 371633

ALLOY-CLUTCH MAGNETIC DRIVER



SEQUENCE OF OPERATION
INPUT UP TRANSISTORS ON OUTPUT UP

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
D.C	U	INPUT	UP	+0.54	+2.24
			DOWN	-7.44	-12.48
A.C	OUTPUT	WAVE SHAPE	UP	-1.24	+2.24
			DOWN	-20	-20
F.R	CLAMP	WAVE SHAPE	UP	-20	-20
			DOWN	-20	+20



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR-ALLOY	DATE	4-29-62	EC 115599						
	CLUTCH MAGNETIC DRIVER	DATE	30-4-63	TR 83687						
DESIGN	RQ	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LTC 1-17-62						
APPROV			CHECK							


729893

729894
STANDARDS CODE

CARD CODE 729894
QD --

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371078


ALLOY-RELAY DRIVER



SEQUENCE OF OPERATION

- PIN C MUST BE DOWN 7.5 U SEC BEFORE P GOES TO UP LEVEL, TURNING T7 ON. T7 ON TURNS T1 & T4 ON. T4 PROVIDES LATCH BACK TO HOLD T7 ON.
- UP LEVEL AT D OR MECHANICAL RESET AT B WILL TURN T4 OFF AND OPEN LATCH BACK TO T7.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
C, N U	INPUT	[Waveform]	UP -3.0	0.2
P, E U	INPUT	[Waveform]	UP -0.5	0.2
D, G T	RESET	[Waveform]	UP 1.4	6.2
H, F W	OUTPUT	[Waveform]	UP 0.2	-45



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD	ASH	TSTR	2	62	115599				729894
DESIGN	RQ	3-1-62	MODEL	SMS						
DETAIL	WH	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LIG	3-17-62					
APPRO			CHECK							

72989A
 STANDARD CASE

72989A
 QD --

REFERENCE DRAWING
 SEE PRODUCTION DRAWING 371078


ALLOY-RELAY DRIVER



SEQUENCE OF OPERATION

1. PIN C MUST BE DOWN 7.5 V SEC BEFORE P GOES TO UP LEVEL, TURNING T2 ON. T2 ON TURNS T1 & T4 ON. T4 PROVIDES LATCH BACK TO HOLD T2 ON.
2. UP LEVEL AT D OR MECHANICAL RESET AT B WILL TURN T4 OFF AND OPEN LATCH BACK TO T2.

PINS	SIGNAL NAME	WAVE SHAPES	LEVELS	
			MIN	MAX
C, H, U	INPUT	[Waveform: High pulse]	UP	+3.0 0.2
			DOWN	-10.0 -12.5
P, E, M	INPUT	[Waveform: High pulse]	UP	-0.5 0.2
			DOWN	-8.5 -12.5
B, D, V	RESET	[Waveform: High pulse]	UP	1.4 6.2
			DOWN	-0.7 -6.2
H, F, W	OUTPUT	[Waveform: High pulse]	UP	0.2
			DOWN	-45



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES COOP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: CARD ASM YSTR DRIVER	6-26-62	115599					72989A
DESIGN: RQ 3-1-62	SCALE: NONE	1-11-62	EC 116077				
CHECK: VM 3-1-62	DRAW: L16 3-17-62	30-6-62	TT 03687				
APPRO: [Signature]	CHECK: [Signature]						


72989A

729895
STANDARD CODE

CARD CODE 729895
RK --


REFERENCE DRAWING
SEE PRODUCTION DRAWING 371788

ALLOY - OSCILLATOR 347.5KC FREE RUNNING (CRYSTAL)



- SEQUENCE OF OPERATION**
1. WHEN POWER IS UP, THE OSCILLATOR IS TURNED ON
 2. PIN A MUST BE TIED TO PIN B FOR LOAD

PINS	SIGNAL NAME	WAVE SHAPE	LEVEL	
			MIN	MAX
A	OUTPUT		UP .69	.86
			DOWN -.9	-2.04



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR-ALLOY-OSC	6-2-62	EC 115599					
	347.5KC FREE RUNNING (CRYSTAL)	30.4.63	J783687					
DESIGN	RQ	3-1-62	SCALE	NONE				
CHECK	WH	3-1-62	DRAW	LIG	3-17-62			
APPRO			CHECK					

C

729895

729895


STANDARD CODE

CARD CODE 729895
RK --

REFERENCE DRAWING

SEE PRODUCTION DRAWING 371788


ALLOY - OSCILLATOR 347.5KC FREE RUNNING (CRYSTAL)



SEQUENCE OF OPERATION

1. WHEN POWER IS UP, THE OSCILLATOR IS TURNED ON
2. PIN A MUST BE TIED TO PIN B FOR LOAD

PINS	SIGNAL NAME	WAVE SHAPE	LEVEL	
			MIN	MAX
A	OUTPUT		UP -0.69	DOWN -2.06



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-ALLOY-OSC	6-16-62	115599					729895
347.5KC FREE RUNNING (CRYSTAL)	8-28-63	117802					
DESIGN							
DETAIL	9-1-62	SCALE	NONE	19.2.64	TA 1841D		
CHECK	9-1-62	DRAW	LIG	11-17-62			
APPRO		CHECK					



C

729896
STANDARD CODE

CARD CODE 729896
WL --

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371898


ALLOY-SENSE AMPLIFIER NO. 2
MOUNT CARD ON ONE INCH CENTERS



SEQUENCE OF OPERATION

1. WITH NO INPUT ALL TRANSISTORS ARE IN CONDUCTION; OUTPUT IS DOWN. E AND D ARE TIED TO +6V.
2. 50 MV MIN. P-P ACROSS B AND C IS STEPPED UP AND RECTIFIED APPEARING AS NEGATIVE SHIFT ON BASE OF T1. A NEGATIVE IV SHIFT FROM T1 EMITTER THEN TURNS T2 OFF AND THE OUTPUT IS UP.
3. AMPLIFIER OUTPUT DELAY IS 1.0 USEC MAXIMUM. AMPLIFIER DELAY SHALL BE DEFINED AS THE TIME TAKEN FROM THE 50% POINT ON THE RISE OF THE "ONE" SIGNAL TO THE 10% POINT OF THE LEADING EDGE VOLTAGE TRANSITION AT THE OUTPUT.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A, R, T	OUTPUT		UP 1.44	6.24
			DOWN -5.46	-6.24



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	h-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: CARD ASM TSTR - ALLOY SENSE AMPLIFIER NO. 2	7-7-62	SC 115599					
DESIGN: SWS	90.8.63	7783687					
DETAIL: HQ 3-1-62	SEAL: NONE						
CHECK: WJ 3-1-62	DRAW: L19 1-17-62						
APPRO: CUREN							

729896


CARD CODE 729897

WX --

REFERENCE DRAWING

SEE PRODUCTION DRAWING 371899


ALLOY-AMPLIFIER, PRE SENSE NUMBER 1



SEQUENCE OF OPERATION

1. THE T-LINE STROBE PULSE GATES THE CORE PULSE FROM THE DIFFERENTIAL AMPLIFIER INTO EITHER Q33, WHICH THEN GOES INTO THE FINAL SENSE AMPLIFIER (370836)
2. AMPLIFIER OUTPUT DELAY IS < 0.4 USEC. AMPLIFIER OUTPUT DELAY SHALL BE DEFINED AS THE TIME TAKEN FROM 10% POINT ON THE RISE OF THE INPUT SIGNAL TO THE 10% POINT OF THE LEADING EDGE VOLTAGE TRANSITION AT THE OUTPUT.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A,C	INPUT		UP: 40 M VOLTS	DOWN: 0
F	OUTPUT		UP: -5.2	+2.4
H	STROBE		UP: +1.44	+6.24
			DOWN: -1.74	-6.24



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62


INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: CARD ASM TSTR - ALLOY	3-1-62	F16599					729897
AMPLIFIER PRE SENSE NUMBER 1							
DESIGN: SMS							
DETAIL: RQ 3-1-62	SCALE: NONE						
CHECK: WH 3-1-62	DRAW: LIG 3-17-62						
APPRO: []	CHECK: []						

729897
STANDARD
CARD

CARD CODE 729897
WX --

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371899


ALLOY-AMPLIFIER, PRE SENSE NUMBER 1



SEQUENCE OF OPERATION

1. THE T-LINE STROBE PULSE GATES THE CORE PULSE FROM THE DIFFERENTIAL AMPLIFIER INTO EITHER Q33, WHICH THEN GOES INTO THE FINAL SENSE AMPLIFIER (370036)
2. AMPLIFIER OUTPUT DELAY IS $0.4 \mu\text{SEC}$. AMPLIFIER OUTPUT DELAY SHALL BE DEFINED AS THE TIME TAKEN FROM 10% POINT ON THE RISE OF THE INPUT SIGNAL TO THE 10% POINT OF THE LEADING EDGE VOLTAGE TRANSITION AT THE OUTPUT.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A, C	INPUT		UP	40 M VOLTS
			DOWN	0
F	OUTPUT		UP	+5.2 +.24
			DOWN	-11.52 -12.48
H	STROBE		UP	+1.44 +6.24
			DOWN	-.74 -6.24



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: CARD ASM TSTR - ALLOY				6-17-62	115500					729897
AMPLIFIER PRE SENSE NUMBER 1				9-10-63	117842					
DESIGN	RD	3-1-62	SCALE	NONE	4.11.63	TA 1841B				
CHECK	WH	3-1-62	DRAW	LIG 3-17-62						
APPROV			CHECK							



729897
ASUB

729898
STANDARD CODE

CARD CODE 729898
2J MX

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370144

CTDL NPN TWO WAY GATE W/ COLLECTOR LOAD



SEQUENCE OF OPERATION

1. BOTH INPUTS TO A TRANSISTOR UP, TRANSISTOR ON OUTPUT DOWN
2. FOR UP OUTPUT, EITHER INPUT TO BOTH TRANSISTORS MUST BE DOWN
3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN


PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A, D, F, H	U INPUT	[High pulse]	UP	-5.26 0.24
B, C, E, P	U INPUT	[Low pulse]	DOWN	-7.44 -12.5
C, N	T OUTPUT	[Low pulse]	UP	1.44 6.24
			DOWN	-5.46 -6.24

DELAY - USEC

	MINIMUM	MAXIMUM
TURN ON	0.05	0.70
TURN OFF	0.05	1.50

*THIS DELAY CAN OCCUR ONLY ON HEAVILY LOADED BLOCKS.

NOTE: THE ABOVE RANGES OF DELAYS ARE REPRESENTATIVE. SPECIFIC CIRCUIT APPLICATION AND/OR WIRING CAPACITANCE MAY RESULT IN DELAYS WHICH ARE OUT OF THE GIVEN RANGES. IN SUCH CASES, CARD REPLACEMENT SHOULD INDICATE IF THE CIRCUIT IS OUT OF SPECIFICATIONS. EXAMPLE: LOGIC BLOCK DRIVING OF "OR".



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM	ISTR-CTDL	NPN	4-2-62	SC 115599					729898
NAME	TWO WAY GATE	W/ COLLECTOR LOAD		10-4-63	JJ B3687					
DESIGN		MODEL	SMS							
DETAIL	RQ	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAWN	LEG	3-17-62					
APPROV			CHECK							



729898

729899

CARD CODE 729899
3J MX

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370J41

CTDL PNP TWO WAY GATE WITHOUT COLLECTOR LOAD



SEQUENCE OF OPERATION

1. BOTH INPUTS TO A TRANSISTOR DOWN, TRANSISTOR ON OUTPUT UP
2. FOR DOWN OUTPUT, EITHER INPUT TO BOTH TRANSISTORS MUST BE UP
3. EXTERNAL LOADING OF COLLECTORS REQUIRED
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN


PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A, B, F, G	T	INPUT	UP	1.44 6.24
			DOWN	-0.74 -6.24
H, C, E, P	T	INPUT	UP	1.44 6.24
			DOWN	-0.74 -6.24
C, H	U	OUTPUT	UP	-0.54 0.24
			DOWN	-7.44 -12.5

DELAY - USEC

	MINIMUM	MAXIMUM
TURN ON	0.10	0.80
TURN OFF	0.05	0.80

*THIS DELAY CAN OCCUR ONLY ON HEAVILY LOADED BLOCKS.

NOTE: THE ABOVE RANGES OF DELAYS ARE REPRESENTATIVE. SPECIFIC CIRCUIT APPLICATION AND/OR WIRING CAPACITANCE MAY RESULT IN DELAYS WHICH ARE OUT OF THE GIVEN RANGES. IN SUCH CASES, CARD REPLACEMENT SHOULD INDICATE IF THE CIRCUIT IS OUT OF SPECIFICATIONS. EXAMPLE: LOGIC BLOCK DRIVING EF "OR".



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASH TSTR-CTDL PNP TWO WAY GATE WITHOUT COLLECTOR LOAD	4-2-62	EC 115599					729899
DESIGN		304-63	5783687				
DESIGNER	3-1-62	SCHE	NONE				
CHECKER	3-1-62	DRAN	LEB 3-17-62				
APPROVED							




729899

729900

COND CODE 729900
4J MX

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370142

CTDL PNP TWO WAY GATE WITH COLLECTOR LOAD




- SEQUENCE OF OPERATION
1. BOTH INPUTS TO A TRANSISTOR DOWN, TRANSISTOR ON OUTPUT UP
 2. FOR DOWN OUTPUT, EITHER INPUT TO BOTH TRANSISTORS MUST BE UP
 3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A, F D, H	T	INPUT	UP	1.44 6.24
B, G E, P	T	INPUT	DOWN	-0.74 -6.24
C, M	U	OUTPUT	UP	-0.54 0.24
			DOWN	-7.44 -12.5

DELAY - USEC

	MINIMUM	MAXIMUM
TURN ON	0.10	0.80
TURN OFF	0.05	0.80*

*THIS DELAY CAN OCCUR ONLY ON HEAVILY LOADED BLOCKS.
NOTE: THE ABOVE RANGES OF DELAYS ARE REPRESENTATIVE. SPECIFIC CIRCUIT APPLICATION AND/OR WIRING CAPACITANCE MAY RESULT IN DELAYS WHICH ARE OUT OF THE GIVEN RANGES. IN SUCH CASES, CARD REPLACEMENT SHOULD INDICATE IF THE CIRCUIT IS OUT OF SPECIFICATIONS, EXAMPLE: LOGIC BLOCK DRIVING EF "ON".



CIRCUIT AND PACKAGING STANDARD

APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-CTDL PNP	6-29-62	20115599					729900
TWO WAY GATE WITH COLLECTOR LOAD	30.4.63	3783687					
DESIGN	RQ	3-1-62	SCALE	NONE			
CHECK	VH	3-1-62	DRAW	L10	3-17-62		
APPRO			CHECK				



1847 729900

729901

CARD CODE 729901
6J XD

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370089

CTDL STANDARD CABLE DRIVER




- SEQUENCE OF OPERATION**
1. ALL INPUTS UP TRANSISTOR ON OUTPUT DOWN
 2. ANY INPUT DOWN TRANSISTOR OFF OUTPUT UP

RIMS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			UP	MIN	MAX
F, C, D	U INPUT	[Waveform]	UP	-0.98	0.24
G, P, E	U INPUT	[Waveform]	UP	-0.98	0.24
B, H, A	N OUTPUT	[Waveform]	UP		
N, J	GROUND	[Waveform]	UP		
			DOWN	-1.25	-2.66

DELAY - NSEC

	MINIMUM	MAXIMUM
TURN ON	455	652
TURN OFF	48	94



CIRCUIT AND PACKAGING STANDARD

APPROVAL	DATE
ABC	4-2-62


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-CTDL DRIVER				-62	115599					729901
DESIGN	RQ	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LEG 3-17-62						
APPRO			CHGDR							

729901

729901
6.5 KD

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370089


CTOL SIMPLEX INTERFACE DRIVER



- SEQUENCE OF OPERATION
1. ALL INPUTS UP TRANSISTOR ON OUTPUT DOWN
 2. ANY INPUT DOWN TRANSISTOR OFF OUTPUT UP

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
E, C, B	U	EMVCE	UP	+0.98	0.24
			DOWN	-7.44	-12.5
D, F, A	U	INPUT	UP	+0.98	0.24
			DOWN	-7.44	-12.5
D, A, A	U	OUTPUT	UP	+0.25	-2.66
			DOWN	-1.25	-2.66
D, J	U	GROUND	UP		
			DOWN		

DELAY - msec
TURN ON MINIMUM 455
TURN OFF MAXIMUM 652



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD AND TETR-CTOL SIMPLEX INTERFACE DRIVER				1-3-62	115590					729901
DESIGN				3-1-62	EC 11605					
CHECK				4-6-62	JT 8360Y					
APPROV										

729901


729902

STANDARD CODE


CARD CODE 729902
AJT-

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370564

ALLOY-DIODES, TYPE AA5



APPLICATION NOTES
THESE DIODES CAN BE USED AS INPUTS TO EITHER P OR N TYPE LOGIC BLOCKS DEPENDING ON HOW THE PINS ARE CONNECTED.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR - ALLOY -				4-9-62	EC115599					
DIODES, TYPE AA5				30-4-63	JT 83687					
DESIGN	RQ	3-1-62	SCALE	NONE						
CHECK	WM	3-1-62	DRAW	LIG	3-17-62					
APPRO			CHECK							

729902


729903

STANDARD CODE

CARD CODE 729903
D A Z -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370127

DIFF BASE - OSCILLATOR, 240 KC S LINE GATED



SEQUENCE OF OPERATION



1. WHEN INPUTS CE ARE UP, T8 TURNS OFF OSCILLATOR TURNS ON
2. WHEN C OR E IS DOWN, T8 TURNS ON, OSCILLATOR TURNS OFF

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	-MAX	
C, E	INPUT		UP	+ .45	+ .05
			DOWN	-6.87	-12.5
A	OUTPUT		UP	+ .45	- .05
			DOWN	-6.87	-12.5

DELAY - NSEC

	MINIMUM	MAXIMUM
TURN ON	70	120
TURN OFF	160	200

APPLIES ONLY WHEN GATING, WHEN OUTPUT IS AT A + B LEVEL.



CIRCUIT AND PACKAGING STANDARD

APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-DIFF. BASE	3-27-62	EC 115599					729903
OSCILLATOR 240 KC S LINE GATED	30.4.63	JT 83687					
DESIGN	MODEL	SNS					
DETAIL DRG	3-1-62	SCALE	NONE				
CHECK	3-1-62	DRAW	LIG	3-17-62			
APPRO		CHECK					

729903

729904

STANDARD CODE



CARD CODE 729904

D B Z -

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370385

CONVERTER-DIFFUSED BASE P-LINE TO SDTRL, OR SDTDL




SEQUENCE OF OPERATION

INPUT A UP LEVEL, T2 CONDUCTS. THIS CAUSES T4 TO CONDUCT AND THE OUTPUT IS UP. EITHER PIN D OR Q IS TIED TO B DEPENDING IF SDTRL OR SDTDL BLOCKS ARE DRIVEN. THE OTHER CIRCUIT WITH INPUT L WORKS IN THE SAME MANNER, THE CIRCUIT ACCEPTS A P-LINE SIGNAL FROM THE COAXIAL LINE AND CONVERTS IT TO AN S LEVEL. THE GATES ACCOMPLISH A THREE WAY NOR FUNCTION; THAT IS, ANY NEGATIVE INPUT ON E, C OR OUTPUT OF T2 IN DOWN LEVEL WILL GIVE AN UP LEVEL OUTPUT FROM T4. IF THE 4.7K GATE IS NOT TO BE USED, IT MUST BE TIED TO GROUND.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
L, A	P INPUT		UP -5.6	5.2
E, C, F, G	S GATE		UP -0.45	-0.05
B, D, Q	S OUTPUT		UP -0.45	-0.05
R, H, K	S OUTPUT		UP -0.45	-0.05
			DOWN -6.87	-12.48
			DOWN -6.07	-12.46

DELAY - NSEC

	MINIMUM	MAXIMUM
TURN ON	30	80
TURN OFF	50	80



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-CONV-DIFF BASE		4-27-62	EC 115599					
S P-LINE TO SDTRL, OR SDTDL		30.4-68	J783687					
DESIGN	RQ	3-1-62	SCALE	NONE				
CHECK	WR	3-1-62	DRAW	LIG	3-12-62			
APPRO			CHECK					

729904

C

729905


STANDARD CODE

CARD CODE 729905
D C K -

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370468

CONVERTER-DIFFUSED BASE N-LINE TO SDTRL OR SDTDL




SEQUENCE OF OPERATION

1. WITH GATE INPUT UP OR TIED TO GROUND A DOWN INPUT AT A TURNS T2 OFF AND T4 ON AND GIVES AN UP OUTPUT
2. T4 AND T3 COLLECTORS MUST BE LOADED; 1.6K RESISTOR FOR SDTDL OUTPUT 1 K RESISTOR FOR SDTRL OUTPUT
3. IF THE 4.7K RESISTOR (PIN C, G) IS NOT TO BE USED, IT MUST BE TIED TO GROUND.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A, L	N INPUT	[Waveform]	UP +0.4	-0.5
B, C	S GATE INPUT	[Waveform]	UP -0.5	-0.05
D, K	S SDTDL OUTPUT	[Waveform]	UP -.65	-0.1
D, K	S SDTRL OUTPUT	[Waveform]	UP -0.45	-0.05
			DOWN -5.81	-12.5
			DOWN -6.87	-12.5

DELAY - NSEC

	MINIMUM	MAXIMUM
TURN ON	50.0	72.0
TURN OFF	60.0	72.0



CIRCUIT AND PACKAGING STANDARD

APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
WANT CARD ASM YSTR- CONVERTER-DIFFUSED BASE-LINE TO SDTRL OR SDTDL	6-17-62	EC 115599					
	30-4-63	JTB3687					
DESIGN	RQ	3-1-62	SCALE	NONE			
CHECK	WN	3-1-62	DRAW	LIG. 3-17-62			
APPRO			CHECK				



729905

STANDARDS CODE
729906

CARD CODE
DEF - 729906

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370216

SOTDL - FOUR 2 WAY N AND LOGIC BLOCKS WITH LOADS



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.


PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
A, D, H, Q	Y INPUT		UP	-0.65	-0.1
			DOWN	-5.81	-8.8
D, E, L, P	Y INPUT		UP	-0.65	-0.1
			DOWN	-5.81	-8.8
G, F, R, S	Y OUTPUT		UP	-0.65	-0.1
			DOWN	-5.8	-8.8

DELAY: SOTDL - HIGH SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	5	30*
TURN OFF (NSEC)	10	80**

- *THIS DELAY CAN INCREASE TO 75 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
- **THIS DELAY CAN INCREASE TO 120 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM ISTR-SOTDL-FOUR	3-1-62	EC 115599					729906
2-WAY N AND LOG BCKS WITH LOADS	30.4.63	JY 83687					
DESIGN							
DETAIL	RQ 3-1-62	SCALE	NONE				
CHECK	WH 3-1-62	DRAW	LIG 3-17-62				
APPRO		CHECK					

729906


729907

STANDARDS CODE

CARD CODE 729907
D E G -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370217

SOTDL FOUR 2-WAY N AND LOGIC BLOCKS WITHOUT LOADS



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
3. COLLECTORS MUST BE LOADED
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.


PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A, D, H, Q	Y INPUT	[Waveform: High to Low]	UP	-0.65 -0.1
B, E, L, P	Y INPUT	[Waveform: Low to High]	DOWN	-5.81 -8.8
G, C, F, R	Y OUTPUT	[Waveform: Low to High]	UP	-0.65 -0.1
			DOWN	-5.8 -8.8

DELAY: SOTDL - HIGH SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC)	MIN	MAX
	5	30**
TURN OFF (NSEC)	10	80***

*THIS DELAY CAN INCREASE TO 75 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
**THIS DELAY CAN INCREASE TO 120 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-SOTDL 4 2-WAY N AND LOGIC BLOCKS WITHOUT LOADS				6-21-62	EC 115599					729907
DESIGN				30-4-63	JT 83687					
DETAIL	RQ	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LIG	3-17-62					
APPRO			CHECK							



729907

729908
STANDARD CODE

CARD CODE
DEJ - 729908

REDRAWN
REFERENCE DRAWING
SEE PRODUCTION DRAWING 370219

SDTDL THREE 3-WAY N AND LOGIC BLOCKS WITHOUT LOADS




- SEQUENCE OF OPERATION**
1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
 2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
 3. COLLECTORS MUST BE LOADED
 4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
E, H, A	Y INPUT	[Waveform]	UP	-0.65 - -1
F, Q, B	Y INPUT	[Waveform]	DOWN	-5.81 - -8.8
G, R, D	Y INPUT	[Waveform]	UP	-0.65 - -1
L, P, C	Y OUTPUT	[Waveform]	DOWN	-5.81 - -8.8
			UP	-0.65 - -1
			DOWN	-5.8 - -8.8

DELAY: SDTDL - HIGH SPEED
LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

	MIN.	MAX.
TURN ON (NSEC)	5	30
TURN OFF (NSEC)	10	80

*THIS DELAY CAN INCREASE TO 75 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
*THIS DELAY CAN INCREASE TO 120 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM	TSTR-SDTDL	TIME	6-27-62	115599					
DESIGN	MAY	N AND LOG	BLOCKS WITHOUT LDS	12-22-62	EC114183D					
DESIGN	RQ	3-1-62	DATE	30.4.62	IT 83687					
CHECK	MN	3-1-62	DATE							
APPROV										

C

729908

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370219

SDTDL THREE 3-WAY N AND LOGIC BLOCKS WITHOUT LOADS



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
3. COLLECTORS MUST BE LOADED
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
E, H, A	Y INPUT	[Waveform: High then Low]	UP	-0.65 -0.1
F, Q, B	Y INPUT	[Waveform: High then Low]	DOWN	-5.81 -8.8
G, R, D	Y INPUT	[Waveform: High then Low]	UP	-0.65 -0.1
L, P, C	Y OUTPUT	[Waveform: High then Low]	DOWN	-5.81 -8.8
			UP	-0.65 -0.1
			DOWN	-5.81 -8.8


DELAY: SDTDL - HIGH SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

	MIN.	MAX.
TURN ON (NSEC)	5	30*
TURN OFF (NSEC)	10	80**

*THIS DELAY CAN INCREASE TO 75 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

**THIS DELAY CAN INCREASE TO 120 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-SDTDL THREE	4 7 62	115599					
3-WAY N AND LOG BCKS WITHOUT LOS							
DESIGN MODEL SMS							
DETAIL RD 3-1-62 SCALE NONE							
CHECK WH 3-1-62 DRAW LIG 3-1-7-62							
APPRO CHECK							

729908


729909
STANDARDS
CODE

CARD CODE 729909
D F J -


REFERENCE DRAWING

SEE PRODUCTION DRAWING 370232

TDL & TRL LOAD CARD



APPLICATION
 1. USED FOR TDL AND TRL COLLECTOR LOADING
 2. MAY BE USED IN PARALLEL IN CERTAIN APPLICATIONS.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASH YSTR-TDL AND TRL				4-19-62	EC 115599					
LOAD CARD				30-6-62	77 83687					
DESIGN	RD	3-1-62	MODEL	SMS						
DRAW	WH	3-1-62	SCALE	NONE						
CHECK	WH		DRAW	LIG	3-17-62					
APPRO			CHECK							

729909

729909


STANDARD CODE

DIJ- 329909


REFERENCE DRAWING

SEE PRODUCTION DRAWING 370232

TDL & TRL LOAD CARD



APPLICATION
 1. USED FOR TDL AND TRL COLLECTOR LOADING
 2. MAY BE USED IN PARALLEL IN CERTAIN APPLICATIONS



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR-TDL AND TRL LOAD CARD			6-22-62	115599					
DESIGN	RQ	3-1-62	MODEL	S.I.S. 8018	7-30-63	117824				
DETAIL	WJ	3-1-62	SCALE	NONE						
CHECK	WJ	3-1-62	DRAW	JDF 7-11-63						
APPROV			CHECK							

729909

STANDARDS CODE

016671


CARD CODE 729910

D F Q -

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370225

SDTDL INVERTING POWER DRIVER



SEQUENCE OF OPERATION

1. INPUT DOWN, TRANSISTOR ON, OUTPUT UP
2. INPUT UP, TRANSISTOR OFF, OUTPUT DOWN
3. 820Ω COLLECTOR RESISTOR RETURNED TO -12 VOLTS WHEN DRIVING NEGATIVE "OR" INPUTS OF DOUBLE LEVEL LOGIC BLOCKS & WHEN DRIVING TRIGGER AC INPUTS

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
B, R, Q	Y INPUT		UP	-0.65 -0.10
A, D, P	Y OUTPUT		DOWN	-7.14 -5.84
			UP	-0.65 -0.10
			DOWN	-6.06 -6.8

DELAY - NSEC


	MINIMUM	MAXIMUM
TURN ON	10.0**	50.0*
TURN OFF	14.0**	35.0*

*ASSUMES LOAD OF 10 LOGIC BLOCKS AND TR INPUT OF 70 NSEC AND INPUT TF OF 135 NSEC.

**ASSUMES LOAD OF 4 LOGIC BLOCKS AND INPUT TR OF 35 NSEC AND INPUT TF OF 70 NSEC.

RISE TIME	16.0	70.0## TO 110.0##
FALL TIME	75.0	125.0## TO 190.0##

#OCCURS WHEN DRIVING TRIGGERS
##OCCURS WHEN DRIVING LOGIC BLOCKS



484041

COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD

APPROVAL	DATE
ABC	4-2-62


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR-SDTDL			6-29-62	115599					729910
	INVERTING POWER DRIVER									
DESIGN	RQ	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LIG	3-17-62					
APPRO			CHECK							

729911
STANDARD CODE

729911
DFR -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370226

SOTDL NON-INVERTING POWER DRIVER




- SEQUENCE OF OPERATION**
1. OUTPUT WILL FOLLOW INPUT
 2. PINS R, F, S, AND G MAY BE CONNECTED TO PIN M (-12) FOR CERTAIN APPLICATIONS.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
M, C, D, F	V	INPUT	UP: -0.65	-0.10
			DOWN: -5.81	-0.8
L, A, E, G	V	OUTPUT	UP: -1.10	-0.22
			DOWN: -7.30	-5.83

DELAY - NSEC

	MINIMUM	MAXIMUM
TURN ON	6.0	20.0
TURN OFF	6.0	28.0

OUTPUT RISE AND FALL TIMES ARE WITHIN ±10 NSEC'S OF THE INPUT RISE AND FALL TIMES, RESPECTIVELY.



CIRCUIT AND PACKAGING STANDARDS

APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHARGE NO.	APPROVAL	DATE	CHARGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASK YSTR-SOTDL	5-17-62	115599					
NON-INVERTING POWER DRIVER	1-3-63	EC 116034					
DESIGN		MODEL	SHS				
DRAWN	3-1-62	SCALE	NONE				
CHECK	3-1-62	DRAWN	LIG 3-17-62				
APPROVED		CHECK					


729911

STANDARDS CODE
729912

CARD CODE 729912
D G S -


REFERENCE DRAWING
SEE PRODUCTION DRAWING 370347

SOTDL INDICATOR DRIVER



SEQUENCE OF OPERATION
1. INPUT DOWN TRANSISTOR ON OUTPUT UP
2. INPUT UP TRANSISTOR OFF OUTPUT DOWN

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
L, R, P, H, Q, G	Y INPUT		UP	-0.65 0.10
A, F, E, D, C, B	S OUTPUT		DOWN	-5.81 -7.64
			UP	-1.67
			DOWN	-9.62



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR- SOTDL				4-2-62	115599					729912
INDICATOR DRIVER										
DESIGN	RQ	3-1-62	MODEL SMS							
DETAIL	WH	3-1-62	SCALE NONE							
CHECK	WH	3-1-62	DRAW LIG 3-17-62							
APPRO			CHECK							

729912


STANDARD CODE

729912
D G S

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370347


SDTDL INDICATOR DRIVER



SEQUENCE OF OPERATION

- INPUT DOWN TRANSISTOR ON OUTPUT UP
- INPUT UP TRANSISTOR OFF OUTPUT DOWN

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
L, R, P, N, Q, B	V INPUT	[Waveform]	UP	-0.65 0.10
A, F, C, D, C, B	B OUTPUT	[Waveform]	UP	-1.57
			DOWN	+9.62



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR- SDTDL INDICATOR DRIVER	4-2-62	115599					729912
DESIGN	3-1-62	SCALE	HOME	3-1-62	EC 116026		
CHECK	3-1-62	DRAP	LLG	3-17-62	30-6-63	JT 83687	
APPD		CHECK					



729912

729913
STANDARD CODE

CARD CODE 729913
DGT -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370380

SDTDL-2 WAY LOGIC BLOCK LOW SPEED WITH LOADS



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A, D, H, Q	Y INPUT		UP	-0.65 -0.1
B, E, L, P	Y INPUT		DOWN	-5.81 -8.8
B, C, F, R	Y OUTPUT		UP	-0.65 -0.1
			DOWN	-5.81 -8.8



DELAY: SDTDL - LOW SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC)	MIN	MAX
	75	100
TURN OFF (NSEC)	MIN	MAX
	40	200

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM YSTR-SDTDL-2-WAY				4-17-62	EC 115599					
LOGIC BLOCK LOW SPEED WITH LOADS				9-9-62	JT 83687					
DESIGN	MODL	SHS								
DETAIL RQ	3-1-62	SCALE	NONE							
CHECK WH	3-1-62	DRAW LIG	3-17-62							
APPRO		CHECK								

729913


729914
STANDARD CODE

CARD CODE 729914
D G U -

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370379

SOTDL 2-WAY LOGIC BLOCK LOW SPEED WITHOUT LOADS




- SEQUENCE OF OPERATION
1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
 2. ANY INPUT DOWN TRANSISTOR OFF OUTPUT DOWN
 3. COLLECTORS MUST BE LOADED
 4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A, D, H, Q	Y INPUT	[Waveform]	UP	-0.65 -0.1
B, E, L, P	Y INPUT	[Waveform]	DOWN	-5.81 -8.8
G, C, F, R	Y OUTPUT	[Waveform]	UP	-0.65 -0.1
			DOWN	-5.81 -8.8

DELAY: SOTDL - LOW SPEED
 LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC)	MIN.	MAX.
TURN ON (NSEC)	75	100*
TURN OFF (NSEC)	40	200**

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
 **THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.											
NAME	CARD ASM YSTR-SOTDL 2-WAY	LOGIC BCK LOW SPEED WITHOUT LOADS	DESIGN	RQ	3-1-62	SCALE	NONE	CHECK	WH	3-1-62	DRAW	LIG	3-17-62	APPRO		CHECK					729914

729914
2344


729914

STANDARD CODE

CARD CODE 729914
D G U -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370379

SDTDL 2-WAY LOGIC BLOCK LOW SPEED WITHOUT LOADS



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
2. ANY INPUT DOWN TRANSISTOR OFF OUTPUT DOWN
3. COLLECTORS MUST BE LOADED
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
A, D, H, Q	Y INPUT		UP	-0.65	-1
			DOWN	-5.81	-8.8
B, E, L, P	Y INPUT		UP	-0.65	-1
			DOWN	-5.81	-8.8
C, F, G, R	Y OUTPUT		UP	-0.65	-1
			DOWN	-5.81	-8.8


DELAY: SDTDL - LOW SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC)	MIN.	MAX.
	75	100*
TURN OFF (NSEC)	40	200**

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR-SDTDL 2-WAY	4-2-62	115599					729914
LOGIC	BLK LOW SPEED WITHOUT LOADS	1-3-62	EC 116034					
DESIGN								
DETAIL	RQ 3-1-62	SCALE	NONE					
CHECK	WH 3-1-62	DRAW	LIG 3-17-62					
APPROV		CHECK						



729915

STANDARDS CODE

CARD CODE 729915
D. G. V.

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370378

SDTDL - 3-WAY LOGIC BLOCK LOW SPEED WITH LOADS



SEQUENCE OF OPERATION


1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
E, H, A	Y INPUT	[Waveform: High level]	UP	-0.65 - -1
F, Q, B	Y INPUT	[Waveform: Low level]	DOWN	-5.81 - -8.8
G, R, D	Y INPUT	[Waveform: High level]	UP	-0.65 - -1
L, P, C	Y OUTPUT	[Waveform: Low level]	DOWN	-5.81 - -8.8

DELAY: SDTDL - LOW SPEED
LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR.

	MIN.	MAX.
TURN ON (NSEC)	75	100 [±]
TURN OFF (NSEC)	40	200 [±]

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62


INTERNATIONAL BUSINESS MACHINES CORP.				DEVELOPMENT NO.			
NAME	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	729915
CARD ASM TSTR-SDTDL-3-WAY LOGIC BLOCK LOW SPEED WITH LOADS	6-29-62	115599					
DESIGN							
DETAIL RQ	3-1-62	SCALE NONE					
CHECK WH	3-1-62	DRAW LIG 3-17-62					
APPRO		CHECK					

729915

729915
DCV-

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370378

SDTDL - 3-WAY LOGIC BLOCK LOW SPEED WITH LOADS




- SEQUENCE OF OPERATION**
1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
 2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
 3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
E, M, A	V	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
F, Q, B	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
G, R, D	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
L, P, C	V	OUTPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8

DELAY: SDTDL - LOW SPEED
LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC)	MIN 75	MAX 160
TURN OFF (NSEC)	40	300

*THIS DELAY CAN INCREASE TO 300 NSEC WHEN THE DRIVING BLOCK HAS 5.2K COLLECTOR RESISTOR RETURNED TO -12V.
*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 5.2K COLLECTOR RESISTOR RETURNED TO -12V.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	6-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM YSTR-SDTDL-3-WAY	4-21-62	118599					
LOGIC BLOCK LOW SPEED WITH LOADS	1-3-63	EQ 116034					
DESIGN RQ 3-1-62	MODEL	SMS					
EMCCR WH 3-1-62	SCALE	NONE					
APPRO	DRAWN	LIG 3-17-62					
	CHECK						

C

729915

729916





STANDARD CODE

CARD CASE 729916
D G W -

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370377

SOTDL 3-WAY LOGIC BLOCK LOW SPEED WITHOUT LOADS



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
3. COLLECTORS MUST BE LOADED
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
E, F, G	INPUT	[Waveform: low level]	UP	-0.65 - -0.1
H, A, B	INPUT	[Waveform: high level]	DOWN	-5.81 - -8.8
A, B, C	INPUT	[Waveform: high level]	UP	-0.65 - -0.1
L, P, C	OUTPUT	[Waveform: high level]	DOWN	-5.81 - -8.8


DELAY: SOTDL - LOW SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	75	100*
TURN OFF (NSEC)	40	200**

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-SOTDL 3-WAY				6-27-62	115599					
LOGIC BCK LOW SPEED WITHOUT LOADS				7-3-63	EC 116034					
DESIGN	RQ	3-1-62	SCALE	NONE	30-4-63	JT B3687				
DETAIL	WH	3-1-63	DRAW	L10 3-12-62						
CHECK			CHECK							
APPRO										

729916


729917

STANDARD CODE

CARD CODE 729917
D G X -


REFERENCE DRAWING
SEE PRODUCTION DRAWING 370376

SDTDL-5-WAY LOGIC BLOCK LOW SPEED WITH LOADS



- SEQUENCE OF OPERATION**
1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
 2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
 3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A, F	Y INPUT	[Waveform]	UP	-0.65 - -1
B, H	Y INPUT	[Waveform]	DOWN	-5.81 - -8.8
C, L	Y INPUT	[Waveform]	UP	-0.65 - -1
D, Q	Y INPUT	[Waveform]	DOWN	-5.81 - -8.8
E, R	Y INPUT	[Waveform]	UP	-0.65 - -1
G, P	Y INPUT	[Waveform]	DOWN	-5.81 - -8.8



DELAY: SDTDL - LOW SPEED
LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

	MIN.	MAX.
TURN ON (NSEC)	75	100*
TURN OFF (NSEC)	40	200**

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASH TSTR-SDTDL 5-WAY	6-27-62	EC 115599					
DESIGN	LOGIC BLOCK LOW SPEED WITH LOADS	30.4.63	JT 83687					
DRAWN	RD-2-1-62	SCALE	NONE					
CHECK	WH-3-1-62	DRAWN	LIG 3-7-62					
APPROV		CHECK						

729917

729918

STANDARD CODE

GOOD COPY


729918

D.G.Y.

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370375


SOTDL 5-WAY LOGIC BLOCK LOW SPEED WITHOUT LOAD



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
3. COLLECTORS MUST BE LOADED
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A, F	Y INPUT	[Waveform]	UP	-0.65 - -1
B, G	Y INPUT	[Waveform]	UP	-5.8 - -8.8
C, H	Y INPUT	[Waveform]	UP	-0.65 - -1
D, I	Y INPUT	[Waveform]	UP	-5.8 - -8.8
E, J	Y INPUT	[Waveform]	UP	-0.65 - -1
G, P	Y OUTPUT	[Waveform]	UP	-0.65 - -1
			DOWN	-5.8 - -8.8



DELAY: SOTDL - LOW SPEED
LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC)	MIN 75	MAX 100
TURN OFF (NSEC)	NO	200

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

DESIGN	MODEL	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	INTL BUSINESS MACHINES CORP.	DATE	4-29-62	APPROVAL	RC 115599			
DESCR	LOGIC BLOCK LOW SPEED W/O LOAD	DATE	30-0-63	APPROVAL	TT 83687			
CHECK	NO 3-1-62 SCALE NONE							
APPD	NO 3-1-62 DRAW LIG 3-P68							


729918

729919
STANDARD CODE

CARD CODE 729919
D G Z -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370373


SDTDL 10 WAY LOGIC BLOCK LOW SPEED WITH LOAD



DELAY: SDTDL - LOW SPEED
LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC)	MIN. 75	MAX. 100
TURN OFF (NSEC)	40	200


*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A	Y INPUT	[Waveform]	UP -0.65	DOWN -5.81
B	Y INPUT	[Waveform]	UP -0.65	DOWN -5.81
C	Y INPUT	[Waveform]	UP -0.65	DOWN -5.81
D	Y INPUT	[Waveform]	UP -0.65	DOWN -5.81
E	Y INPUT	[Waveform]	UP -0.65	DOWN -5.81
F	Y INPUT	[Waveform]	UP -0.65	DOWN -5.81
G	Y INPUT	[Waveform]	UP -0.65	DOWN -5.81
H	Y INPUT	[Waveform]	UP -0.65	DOWN -5.81
Q	Y INPUT	[Waveform]	UP -0.65	DOWN -5.81
R	Y INPUT	[Waveform]	UP -0.65	DOWN -5.81
P	Y OUTPUT	[Waveform]	UP -0.65	DOWN -5.81



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASH 15TR-SDTDL 10 WAY LOGIC BLOCK LOW SPEED WITH LOAD	4-2-62	EC 115599					729919
DESIGN		30-4-62	JT 83687					
DETAIL	RQ 3-1-62	SCALE	NONE					
ENGR	WH 3-1-62	DRAW	LIC 13-17-62					
APPRO		CHECK						

729919

729920
STANDARD CODE

CARD CODE 729920
D H A -



REFERENCE DRAWING
SEE PRODUCTION DRAWING 370374

DELAY: SDTDL - LOW SPEED
LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC)	MIN. 75	MAX. 100*
TURN OFF (NSEC)	40	200**

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.


SOTDL 10-WAY LOGIC BLOCK LOW SPEED WITHOUT LOADS



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP.
2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN.
3. COLLECTOR MUST BE LOADED.
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE		LEVELS	
				MIN	MAX
A	Y INPUT	[Waveform]	UP	-0.65	-1
			DOWN	-5.81	-8.8
B	Y INPUT	[Waveform]	UP	-0.65	-1
			DOWN	-5.81	-8.8
C	Y INPUT	[Waveform]	UP	-0.65	-1
			DOWN	-5.81	-8.8
D	Y INPUT	[Waveform]	UP	-0.65	-1
			DOWN	-5.81	-8.8
E	Y INPUT	[Waveform]	UP	-0.65	-1
			DOWN	-5.81	-8.8
F	Y INPUT	[Waveform]	UP	-0.65	-1
			DOWN	-5.81	-8.8
G	Y INPUT	[Waveform]	UP	-0.65	-1
			DOWN	-5.81	-8.8
H	Y INPUT	[Waveform]	UP	-0.65	-1
			DOWN	-5.81	-8.8
Q	Y INPUT	[Waveform]	UP	-0.65	-1
			DOWN	-5.81	-8.8
R	Y INPUT	[Waveform]	UP	-0.65	-1
			DOWN	-5.81	-8.8
P	Y OUTPUT	[Waveform]	UP	-0.65	-1
			DOWN	-5.81	-8.8



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASH TSTR-SOTDL 10-WAY				7-62	115599					729920
LOGIC BLOCK LOW SPEED WO/LOADS										
DESIGN	RH	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LIG B-W-62						
APPROV			CHECK							

729920

729920

STANDARD CASE

FORM 0001

729920

DMA -

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370374



DELAY: SDTDL - LOW SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC)	$\frac{R_{IN}}{-75}$	$\frac{MAX}{100}$
TURN OFF (NSEC)	40	300

- *THIS DELAY CAN INCREASE TO 300 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
- *THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.


SDTDL 10-WAY LOGIC BLOCK LOW SPEED WITHOUT LOADS



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP.
2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN.
3. COLLECTOR MUST BE LOADED.
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.81 -8.8
B	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.81 -8.8
C	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.81 -8.8
D	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.81 -8.8
E	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.81 -8.8
F	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.81 -8.8
G	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.81 -8.8
H	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.81 -8.8
Q	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.81 -8.8
R	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.81 -8.8
P	N	OUTPUT	UP	-0.65 -0.1
			DOWN	-5.81 -8.8



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR-SDTDL 10-WAY	DATE	4-29-62	CHANGE NO.	115589	APPROVAL		DATE		DEVELOPMENT NO.
DESIGN	LOGIC BLOCK LOW SPEED W/O LOADS	DATE	1-3-63	CHANGE NO.	EC 116034	APPROVAL		DATE		DEVELOPMENT NO.
DETAIL	RQ 3-1-62	SCALE		DATE	30-4-63	APPROVAL	JT 83687	DATE		DEVELOPMENT NO.
CHECK	WH 3-1-62	DRAW	LIG 3-17-62	DATE		APPROVAL		DATE		DEVELOPMENT NO.
APPRO		CHECK		DATE		APPROVAL		DATE		DEVELOPMENT NO.

729920



729921

STANDARDS CODE

CARD CODE 729921
D H B -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370348

SDTDL INVERTER LOW SPEED WITH LOAD



SEQUENCE OF OPERATION

1. INPUT DOWN TRANSISTOR ON OUTPUT UP
2. INPUT UP TRANSISTOR OFF OUTPUT DOWN
3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.



PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
R, Q, P, E, G, H	Y INPUT		UP	-0.65	-0.1
			DOWN	-5.81	-8.8
A, B, C, D, F, H	Y OUTPUT		UP	-0.65	-0.1
			DOWN	-5.81	-8.8

DELAY: SDTDL - LOW SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

	MIN.	MAX.
TURN ON (NSEC)	75	100*
TURN OFF (NSEC)	40	200**

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR- SDTDL				3-1-62	115599					729921
INVERTER LOW SPEED WITH LOAD										
DESIGN	RQ	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LIG	3-17-62					
APPRO			CHECK							


729921

STANDARD CODE

729921
D.H.B.

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370348

SDTL INVERTER LOW SPEED WITH LOAD




- SEQUENCE OF OPERATION**
1. INPUT DOWN TRANSISTOR ON OUTPUT UP
 2. INPUT UP TRANSISTOR OFF OUTPUT DOWN
 3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN INVERTER.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
R, Q, P, E, G, H	INPUT		UP	-0.1
A, B, C, D, F, I	OUTPUT		DOWN	-5.8

DELAY: SDTL - LOW SPEED
LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	75	100
TURN OFF (NSEC)	40	200

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: CARD ASM YSTR- SDTL	6-11-62	115599					
INVERTER LOW SPEED WITH LOAD	1-3-63	EC 116094					
DESIGN: RQ	3-1-62	SCALE: NONE					
CHECK: NH	3-1-62	DRAW: LIG					
APPRO: []	CHECK: []						

729921


STANDARDS CODE

729922

CARD CODE 729922
D H C -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370372

SDTDL INVERTER LOW SPEED W/O LOAD



SEQUENCE OF OPERATION

1. INPUT DOWN TRANSISTOR ON OUTPUT UP
2. INPUT UP TRANSISTOR OFF OUTPUT DOWN
3. ALL COLLECTORS MUST BE LOADED
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
R,Q,P, E,G,H	Y INPUT	[Waveform: High to Low]	UP	-0.65 -0.1
A,B,C, D,F,L	Y OUTPUT	[Waveform: Low to High]	DOWN	-5.81 -8.8
			UP	-0.65 -0.1
			DOWN	-5.81 -8.8


DELAY: SDTDL - LOW SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

	MIN.	MAX.
TURN ON (NSEC)	75	100*
TURN OFF (NSEC)	40	200**

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR- SDTDL				62	115599					729922
INVERTER LOW SPEED W/O LOAD										
DESIGN	RQ	3-1-62	SCALE	NONE						
DETAIL	WH	3-1-62	DRAW	LIG	3-17-62					
CHECK										
APPRO										


729922

729923
 STANDARD CODE


CARD CODE 729923
 JMD -

REFERENCE DRAWING
 SEE PRODUCTION DRAWING 370371

SOTDL AND SOTRL 3K RESISTOR LOAD



APPLICATION
 1. FOR COLLECTOR LOADING OF SOTDL AND SOTRL CARDS



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-SOTDL AND SOTRL 3K RESISTOR CARD				4-29-62	EC 115599					
				50.4.68	JT 83687					
DESIGN	RQ	3-1-62	SCALE	SMS						
DETAILS	WH	3-1-62	DRAWN	NONE						
CHECK	WH	3-1-62	DRAWN	LIG	3-17-62					
APPROV			CHECK							

729923

C

729924

STANDARDS CODE



CARD CODE 729924

D H E -

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370262

SDTRL - SINGLE SHOT
0.15 USEC TO 65 MSEC





G TO D	0.15	TO 0.65 USEC
G TO E	0.6	TO 6.5 USEC
G TO F	6	TO 65 USEC
G TO H	60	TO 650 USEC
G TO Q	600 USEC	TO 6.5 MSEC
G TO R	6 MSEC	TO 65 MSEC

SEQUENCE OF OPERATION

1. PIN P TIED TO C FOR COLLECTOR LOAD, AND TO ANY INPUT IF INPUT PULSE IS NARROWER THAN REQUIRED OUTPUT PULSE. D IS TIED TO REQUIRED TIME CONSTANT INPUT
2. ALL INPUTS UP T5 OFF, T3 ON, OUTPUT UP
3. DOWN INPUT T5 ON, T3 OFF, OUTPUT DOWN
4. T3 TURNED BACK ON AT END OF TIME CONSTANT

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
L	Y	INPUT	UP	-0.6 -0.1
			DOWN	-6.87 -12.5
K	Y	INPUT	UP	-0.6 -0.1
			DOWN	-6.87 -12.5
B	Y	INPUT	UP	-0.6 -0.1
			DOWN	-6.87 -12.5
P	Y	OUTPUT	UP	-0.6 -0.1
			DOWN	-6.87 -10.5
T3		SWITCH LEVEL		



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: CARD ASM TSTR-SDTRL- SINGLE SHOT		6-19-62	115599					
DESIGN	MODEL	SCALE						
CHKD	REV	DATE						
APPD	CHECK	DATE						

729924

729924


729924

DHE -

REFERENCE DRAWING

SEE PRODUCTION DRAWING 570262

SDTRL - SINGLE SHOT
0.15 USEC TO 65 MSEC





- 8 TO 8 0.15 TO 0.65 USEC
- 8 TO 8 0.6 TO 6.5 USEC
- 8 TO 7 6 TO 65 USEC
- 8 TO 6 60 TO 650 USEC
- 8 TO 5 600 USEC TO 6.5 MSEC
- 8 TO 4 6 MSEC TO 65 MSEC

SEQUENCE OF OPERATION

1. PIN P TIED TO C FOR COLLECTOR LOAD, AND TO ANY INPUT IF INPUT PULSE IS WIDER THAN REQUIRED OUTPUT PULSE. G IS TIED TO REQUIRED TIME CONSTANT INPUT
2. ALL INPUTS UP T5 OFF, T3 ON, OUTPUT UP
3. DOWN INPUT T5 ON, T3 OFF, OUTPUT DOWN
4. T3 TURNED BACK ON AT END OF TIME CONSTANT

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
				MIN	MAX
L	V INPUT	[Waveform]	UP	-0.6	-0.1
K	V INPUT	[Waveform]	DOWN	-6.87	-12.5
B	V INPUT	[Waveform]	UP	-0.6	-0.1
P	V OUTPUT	[Waveform]	UP	-0.6	-0.1
T3 BASE	SWITCH LEVEL	[Waveform]	DOWN	-6.87	-10.5



SINGLET AND PACKAGING STANDARDS			
APPROVAL	DATE		
ABC	4-2-62		

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR-SDTRL			6-27-62	115599					
	SINGLE SHOT			1-3-63	EC116034					
DETAIL	RD 2-1-62	SCALE	NONE	30-4-63	JT 83687					
CHECKS	WV 2-1-62	DRWG	LIS 2-1-62							
APPRO		CHECKS								


729924

729926

CARD CODE 729926
DHG -


REFERENCE DRAWING
SEE PRODUCTION DRAWING 370351

SDTDL R AND W REG BIT POS



SEQUENCE OF OPERATION

- PINS CD OR EF OR R OR S IN UP LEVEL GIVES DOWN LEVEL AT PIN H. A DOWN LEVEL AT PIN H TURNS ON T4 GIVING UP LEVEL AT PIN L.
 - DOWN LEVELS ON PIN H AND Q GIVES UP LEVEL AT OUTPUT OF T14 WHICH TURNS T6 OFF AND T2 AND T13 ON GIVING VOLTAGE OUTPUT AT PINS A AND G (H LEVEL).
 - DOWN LEVEL AT PIN H WITH DOWN LEVEL AT PIN P RESULTS IN UP LEVEL AT PIN B
 - T7 AND T11 ACT AS A LATCH WITH GATE IN CONTROLS. THE LATCH BACK IS PERFORMED BY THE OUTPUT OF T11 BEING FED TO T7
 - T2 AND T13 ARE TRANSMISSION LINE DRIVERS CONVERTING S LEVEL INPUT TO A VOLTAGE SIGNAL FOR TRANSMISSION OVER A 93 OHM COAXIAL LINE
 - THE INPUTS ARE Y LINE LEVELS. FOR WAVEFORMS AND VOLTAGE LEVELS REFER TO CIRCUITS INDICATED BY CARD CODES IN BLOCKS
- | DELAY - NSEC | MIN. | MAX. |
|-----------------------------------|------|------|
| PINS C, D, E, F, R TO PIN H: | | |
| TURN ON | 80 | 258 |
| TURN OFF | 100 | 465 |
| PINS C, D, E, F, R TO PIN B: | | |
| TURN ON | 120 | 458 |
| TURN OFF | 175 | 465 |
| PIN P TO PIN B: | | |
| TURN ON | 75 | 100 |
| TURN OFF | 40 | 200 |
| PIN Q TO PIN G OR A: | | |
| TURN ON | 125 | 340 |
| TURN OFF | 115 | 310 |
| PINS C, D, E, F, R TO PIN G OR A: | | |
| TURN ON | 195 | 568 |
| TURN OFF | 225 | 709 |



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: CARD ASH TEST SDTDL R AND W REG BIT POS	4-2-62	EC 145599					
DESIGN	BY	SCALE	DATE	CHECK	DATE	APPROVAL	

729926


729927

STANDARD CODE


CARD CODE 729927

D H H -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370358



SQDCL DOUBLE LEVEL LOGIC BLOCK #2A LOW SPEED, WO LOADS



SEQUENCE OF OPERATION


1. PINS B AND C MUST BE DOWN TO HAVE A DOWN LEVEL AT D22
2. PINS D AND A MUST BE DOWN TO HAVE A DOWN LEVEL AT D21
3. EITHER LEVEL DOWN AT D21 OR D22 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP
4. EITHER B OR C UP WILL CAUSE AN UP LEVEL AT D22
5. EITHER D OR A WILL CAUSE AN UP LEVEL AT D21
6. BOTH LEVELS AT D21 AND D22 MUST BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN
7. T1 AND T9 MUST BE COLLECTOR LOADED

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
B, C D, A	Y INPUT	[Waveform]	UP	-0.65 - -1
R	Y OUTPUTS	[Waveform]	DOWN	-5.81 - -8.8
E, F G, H	Y INPUTS	[Waveform]	UP	-0.65 - -1
Q	Y OUTPUTS	[Waveform]	DOWN	-5.81 - -8.8

DELAY - NSEC

	MIN.	MAX
TURN ON	70	240
TURN OFF	110	515

NOTE: MAXIMUM DELAY MAY INCREASE FOR A 6.2K COLLECTOR RESISTOR.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD: ASM TSTR-SQDCL-DOUBLE	-62	115599					
LEVEL: LB #2A LOW SPEED, WO LOADS							
DESIGN NO. 3-1-62	SCALE NONE						
CHECK NO. 3-1-62	DRAW LIG 3-17-62						
APPROV	CHECK						

729927


QMSD CODE 729927

D H H -


REFERENCE DRAWING

SEE PRODUCTION DRAWING 370358

729927



SDTOL DOUBLE LEVEL LOGIC BLOCK #2A LOW SPEED, WO LOADS



SEQUENCE OF OPERATION


1. PINS B AND C MUST BE DOWN TO HAVE A DOWN LEVEL AT R22
2. PINS D AND A MUST BE DOWN TO HAVE A DOWN LEVEL AT D21
3. EITHER LEVEL DOWN AT D21 OR D22 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP
4. EITHER B OR C UP WILL CAUSE AN UP LEVEL AT R22
5. EITHER D OR A WILL CAUSE AN UP LEVEL AT D21
6. BOTH LEVELS AT D21 AND D22 MUST BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN
7. T1 AND T9 MUST BE COLLECTOR LOADED

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
B, C D, A	Y INPUT	[Waveform]	UP -0.65	-0.1
R	Y OUTPUTS	[Waveform]	DOWN -5.81	-8.8
D, F G, H	Y INPUTS	[Waveform]	UP -0.65	-0.1
Q	Y OUTPUTS	[Waveform]	DOWN -5.81	-8.8

DELAY - NSEC

	MIN.	MAX
TURN ON	70	240
TURN OFF	110	515

NOTE: MAXIMUM DELAY MAY INCREASE FOR A 6.2K COLLECTOR RESISTOR.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-SDTOL-DOUBLE	2-21-62	115599					729927
LEVEL LB #2A LOW SPEED, WO LOADS	1-3-63	EC116034					
DESIGN							
DETAIL RQ	3-1-62	SCALE NONE					
CHECK WA	3-1-62	DRAW LIG					
APPROV							



729927

STANDARDS CODE
729928

CARD CODE
729928
D H J -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370352


SOTDL MUP NUMBER 4



SEQUENCE OF OPERATION

1. THE FIRST LEVEL OF DIODES OF BOTH T11 AND T7 PERFORM A NEGATIVE AND AND THE SECOND LEVEL OF DIODES A NEGATIVE OR FUNCTION. T9 AND T4 ARE HIGH SPEED INVERTERS THAT ACCEPT NEGATIVE INPUTS TO PERFORM A NEGATIVE AND INVERT FUNCTION. THESE TRANSISTORS ARE DRIVEN BY T11 AND T7 RESPECTIVELY. THE OUTPUTS OF T11, T7, T9 AND T4 ARE FED INTO T13 WHOSE FIRST LEVEL OF DIODES PERFORM A NEGATIVE AND AND WHOSE SECOND LEVEL PERFORM A NEGATIVE OR FUNCTION. THIS CIRCUIT IS USED TO CHECK FOR ODD PARITY OF A TAPE CHARACTER. T11 AND T7 ARE EXCLUSIVE OR'S THAT EACH DETERMINE IF TWO BITS ARE ODD OR EVEN PARITY AND THEN T13, ANOTHER EXCLUSIVE OR COMPARES THE OUTPUTS OF T11 AND T7 TO DETERMINE IF ALL FOUR BITS ARE ODD OR EVEN PARITY.
2. THE CARD CODES SHOWN IN THE BLOCKS REFER TO INDIVIDUAL CARDS SIMILAR TO THAT PORTION OF CIRCUITRY.
3. DELAY - NSEC
 INPUTS TO OUTPUT: MIN. MAX.
 TURN ON 32 263
 TURN OFF 27 213

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
P, R, C, F	Y INPUT	[Waveform]	UP	-0.65 - -1
G, Q, D, E	Y INPUT	[Waveform]	DOWN	-5.81 - -8.8
L	Y OUTPUT	[Waveform]	UP	-0.65 - -1
			DOWN	-5.81 - -8.8



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR - SOTDL			4-62	115599					729928
MUP NUMBER	4									
DESIGN	RQ	3-1-62	MODEL	SMS						
DETAIL	WH	3-1-62	SCALE	NONE						
CHECK	LN	3-1-62	DRAW	LIG	3-17-62					
APPRO			CHECK							


729928

STANDARD CODE

CARD CODE 729928
D H J -

REFERENCE DRAWING


SEE PRODUCTION DRAWING 370352



SEQUENCE OF OPERATION

- THE FIRST LEVEL OF DIODES OF BOTH T11 AND T7 PERFORM A NEGATIVE AND AND THE SECOND LEVEL OF DIODES A NEGATIVE OR FUNCTION. T9 AND T4 ARE HIGH SPEED INVERTERS THAT ACCEPT NEGATIVE INPUTS TO PERFORM A NEGATIVE AND INVERT FUNCTION. THESE TRANSISTORS ARE DRIVEN BY T11 AND T7 RESPECTIVELY. THE OUTPUTS OF T11, T7, T9 AND T4 ARE FED INTO T13 WHOSE FIRST LEVEL OF DIODES PERFORM A NEGATIVE AND AND WHOSE SECOND LEVEL PERFORM A NEGATIVE OR FUNCTION. THIS CIRCUIT IS USED TO CHECK FOR ODD PARITY OF A TAPE CHARACTER. T11 AND T7 ARE EXCLUSIVE OR'S THAT EACH DETERMINE IF TWO BITS ARE ODD OR EVEN PARITY AND THEN T13, ANOTHER EXCLUSIVE OR, COMPARES THE OUTPUTS OF T11 AND T7 TO DETERMINE IF ALL FOUR BITS ARE ODD OR EVEN PARITY.
- THE CARD CODES SHOWN IN THE BLOCKS REFER TO INDIVIDUAL CARDS SIMILAR TO THAT PORTION OF CIRCUITRY.
- DELAY - NSEC
 INPUTS TO OUTPUT: MIN. MAX.
 TURN OFF 27 213

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
P, R, C, F	Y INPUT	[Square Wave]	UP	-0.65 -1
S, Q, D, E	Y INPUT	[Square Wave]	UP	-0.65 -1
			DOWN	-5.81 -8.8
			UP	-0.65 -1
			DOWN	-5.81 -8.8



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM ESTR - SDTOL			12-18-62	115599					
DESIGN	RQ	3-1-62	SLATT							
DETAIL	WH	3-1-62	SLATT							
EMER	WH	3-1-62	SLATT							
APPROV	WH	3-1-62	SLATT							
				30-4-63	JTB3687					729928

729628


STANDARDS CODE

CARD CODE 729928
D H J -

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370352

SDTDL MUP NUMBER 4




SEQUENCE OF OPERATION

- THE FIRST LEVEL OF DIODES OF BOTH T11 AND T7 PERFORM A NEGATIVE AND AND THE SECOND LEVEL OF DIODES A NEGATIVE OR FUNCTION. T9 AND T4 ARE HIGH SPEED INVERTERS THAT ACCEPT NEGATIVE INPUTS TO PERFORM A NEGATIVE AND INVERT FUNCTION. THESE TRANSISTORS ARE DRIVEN BY T11 AND T7 RESPECTIVELY. THE OUTPUTS OF T11, T7, T9 AND T4 ARE FED INTO T13 WHOSE FIRST LEVEL OF DIODES PERFORM A NEGATIVE AND AND WHOSE SECOND LEVEL PERFORM A NEGATIVE OR FUNCTION. THIS CIRCUIT IS USED TO CHECK FOR ODD PARITY OF A TAPE CHARACTER. T11 AND T7 ARE EXCLUSIVE OR'S THAT EACH DETERMINE IF TWO BITS ARE ODD OR EVEN PARITY AND THEN T13, ANOTHER EXCLUSIVE OR COMPARES THE OUTPUTS OF T11 AND T7 TO DETERMINE IF ALL FOUR BITS ARE ODD OR EVEN PARITY.
- THE CARD CODES SHOWN IN THE BLOCKS REFER TO INDIVIDUAL CARDS SIMILAR TO THAT PORTION OF CIRCUITRY.
- DELAY - NSEC

INPUTS TO OUTPUT:	MIN.	MAX.
TURN ON	32	263
TURN OFF	27	213

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
P, A, C, F	Y INPUT	[Waveform]	UP	-0.65 -0.1
Q, R, D, E	Y INPUT	[Waveform]	DOWN	-5.81 -8.8
L	Y OUTPUT	[Waveform]	UP	-0.65 -0.1
			DOWN	-5.81 -8.8



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASH TSTR - SDTDL				2-29-62	116599					729928
MUP NUMBER 4				12-18-62	116655					
DESIGN	RQ	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LIG	3-7-62					

729929

STANDARD
DRAWING


729929

D H K -

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370349

SOTDL LATCH WITH GATE OUT




SEQUENCE OF OPERATION

- FIRST SET OF DIODES TO T3 AND T9 PERFORM A POSITIVE AND FUNCTION AND THE SECOND SET A NEGATIVE AND.
- LATCH CONFIGURATION IS PERFORMED BY COUPLING THE OUTPUT OF T1 BACK TO THE NEGATIVE AND OF T3 AND BY T13 TO T9.
- THE INPUTS TO T14 PERFORM TWO LOGICAL FUNCTIONS. FIRST SET PERFORM A NEGATIVE AND AND THE SECOND A NEGATIVE OR.
- THE ONE AND TWO DIGIT NUMBERS SHOWN IN THE INDIVIDUAL BLOCKS OF BLOCK DIAGRAM REFER TO TRANSISTORS ON THE CARD.
- T3, T9, T1 AND T13 COLLECTORS MUST BE LOADED.
- INPUTS AND OUTPUTS ARE ALL Y LINE LEVELS. FOR WAVE FORMS AND VOLTAGE LEVELS REFER TO CIRCUITS INDICATED BY CARD CODES IN BLOCKS.
- THIS CIRCUIT PERFORMS A LATCH OPERATION WITH A GATE OUT.
- DELAY - NSEC

PIN C, D OR B TO PINS A & F:	MIN	MAX
TURN ON	120	458
TURN OFF	175	565
PIN C, D OR B TO PINS G & H:	MIN	MAX
TURN ON	80	258
TURN OFF	100	465
PIN C, D OR B TO PIN E:	MIN	MAX
TURN ON	95	383
TURN OFF	107	523
PIN L TO PINS A & F:	MIN	MAX
TURN ON	75	100
TURN OFF	40	200
PINS P, R AND Q TO PIN E:	MIN	MAX
TURN ON	7	58
TURN OFF	15	125

NOTE: THESE DELAYS BASED ON A .68K LOAD RESISTOR AT PINS G AND H AND A .56K LOAD RESISTOR AT PINS A AND F. THEY CAN BE EXCEEDED WITH A LARGER COLLECTOR RESISTOR.



COMPONENT SIDE

T1	169179	102
T2		
T3	169179	102
T4		
T5		
T6		
T7		
T8		
T9	169179	102
T10		
T11	169179	102
T12		

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62


INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-SOTDL LATCH WITH GATE OUT	1-17-62	115599					729929
DESIGN	1-3-63	EC 116034					
DETAIL	3-4-63	JT 83687					
CHECK							
APPD							

729929

CARD CODE
D H K - 729929

REFERENCE DRAWING SEE PRODUCTION DRAWING 370349

SOTDL LATCH WITH GATE OUT



SEQUENCE OF OPERATION


- FIRST SET OF DIODES TO T3 AND T5 PERFORM A POSITIVE AND FUNCTION AND THE SECOND SET A NEGATIVE AND.
- LATCH CONFIGURATION IS PERFORMED BY COUPLING THE OUTPUT OF T1 BACK TO THE NEGATIVE AND BY T3 AND BY T5 TO T8.
- THE INPUTS TO T14 PERFORM TWO LOGICAL FUNCTIONS. FIRST SET PERFORM A NEGATIVE AND AND THE SECOND A NEGATIVE OR.
- THE ONE AND TWO DIGIT NUMBERS SHOWN IN THE INDIVIDUAL BLOCKS OF BLOCK DIAGRAM REFER TO TRANSISTORS ON THE CARD.
- T3, T8, T5 AND T15 COLLECTORS MUST BE LOADED.
- INPUTS AND OUTPUTS ARE ALL Y LINE LEVELS. FOR WAVE FORMS AND VOLTAGE LEVELS REFER TO CIRCUITS INDICATED BY CARD CODES IN BLOCKS.

THIS CIRCUIT PERFORMS A LATCH OPERATION WITH A GATE OUT.

DELAY - NSEC

PIN C, D OR E TO PINS A & F:	TURN ON	MIN	MAX
	TURN OFF	120	450
PIN C, D OR E TO PINS G & H: <td>TURN ON</td> <td>175</td> <td>565</td>	TURN ON	175	565
	TURN OFF	80	350
PIN C, D OR E TO PIN I: <td>TURN ON</td> <td>100</td> <td>465</td>	TURN ON	100	465
	TURN OFF	85	385
PIN L TO PINS A & F: <td>TURN ON</td> <td>160</td> <td>525</td>	TURN ON	160	525
	TURN OFF	75	300
PINS P, R AND S TO PIN G: <td>TURN ON</td> <td>80</td> <td>280</td>	TURN ON	80	280
	TURN OFF	7	50

NOTE: THESE DELAYS BASED ON A .68K LOAD RESISTOR AT PINS G AND H AND A .68K LOAD RESISTOR AT PINS A AND F. THEY CAN BE EXCEEDED WITH A LARGER COLLECTOR RESISTOR.



COMPONENT SIDE

SIGNAL AND PARAMETER STANDARDS	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
REVISION 100	1-1-62	115599					729929
REVISION 101	1-3-62	116034					
REVISION 102	4-10-62	116185					




729929

729930
STANDARD CODE

CARD CODE 729930
EY --

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371199

DRIFT-DRIVER, RESISTOR



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR - DRIFT -				4-17-62	EC 115399					
DRIVER, RESISTOR				4-14-62	JT 83687					
DESIGN	RQ	3-1-62	SCALE	SMS						
CHECK	WH	3-1-62	DRAW	LIG	3-1-62					
APPRO			CHECK							


729930

729931
STANDARD CODE


CARD CODE 729931
GK --

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371533

CABLE DE COUPLE CARD



SEQUENCE OF OPERATION
1. CARD DECOUPLES THE NEUTRAL WIRE OF A TWISTED PAIR OR THE SHIELD OF A COAXIAL CABLE



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR - CABLE	6-29-62	EC 115599					
	DE COUPLE CARD	30.4.63	37 83687					
DESIGN								
DETAIL	3-1-62	SCALE	NONE					
CHECK	3-1-62	DRAW	LIG 3-17-62					
APPROV		CHECK						

729931



729932

STANDARDS CODE

CARD CODE 729932
JB --


REFERENCE DRAWING
SEE PRODUCTION DRAWING 371245

CTRL-OSCILLATOR, 10 KC FREE RUNNING (CRYSTAL)



SEQUENCE OF OPERATION
1. WHEN POWER IS UP, OSCILLATOR TURNS ON

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
B	S	OUTPUT	UP	0 - .2
			DOWN	-11.8 -12.12



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR - CTRL OSC.		6-17-62	EC 115599					
10KC FREE RUNNING CRYSTAL		30.4.63	JT 83687					
DESIGN	MODEL	SMS						
DETAIL	RD	3-1-62	SCALE	NONE				
CHECK	WH	3-1-62	DRAW	LIG 5-17-62				
APPRO			CHECK					

729932


252

729932
STANDARD CODE

CARD CODE 729932
JB --


REFERENCE DRAWING
SEE PRODUCTION DRAWING 371245

CTRL-OSCILLATOR, 10 KC FREE RUNNING (CRYSTAL)



SEQUENCE OF OPERATION
1. WHEN POWER IS UP, OSCILLATOR TURNS ON

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
B	S	OUTPUT	UP	0 - .2
			DOWN	-11.8 - 12.12



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO	APPROVAL	DATE	CHANGE NO	APPROVAL	DEVELOPMENT NO
NAME	CARD ASM ISTR - CTRL OSC	DATE	3-7-62	115599						
	10KC FREE RUNNING CRYSTAL	DATE	8-28-63	117802						
DESIGN	RQ	3-1-62	SCALE	NONE						
CHECK	MM	3-1-62	DRAW	LIG	3-1-62					
APPRO			CHECK							

C

729933

STANDARD CODE



CARD CODE 729933

T A B -

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370066

SDTRL 93Ω COAX LINE DRIVER-DISPERSED LOADS



SEQUENCE OF OPERATION

1. INPUT DOWN TRANSISTOR ON OUTPUT DOWN
2. INPUT UP TRANSISTOR OFF OUTPUT UP


PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
N, B, C, A	INPUT		UP	-0.6	0
			DOWN	-1.14	-8.15
G, E, F, D	OUTPUT		UP	+0.8	
			DOWN	-0.8	
G, E, F, D	OUTPUT		UP	12.	
			DOWN	0.0	

DELAY - NSEC - DISPERSED LOADS:

	MINIMUM	MAXIMUM
TURN ON	10	40
TURN OFF	0	10

DELAY - NSEC - "DOT-DRING"

	MINIMUM	MAXIMUM
TURN ON	10	52
TURN OFF	0	10



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: CARD ASM TSTR-SDTRL 93 Ω				6-21-62	EC 115599					729933
COAX LINE DRIVER-DISPERSED LOADS				30.4.63	TT 83687					
DESIGN	RL	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LLG	3-17-62					

729933

729934


STANDARDS CODE

CARD CODE 729934
T B G

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370296

SDTRL - OSCILLATOR, 320 KC S LINE GATED



SEQUENCE OF OPERATION



1. WHEN C AND E ARE UP, T8 TURNS OFF, OSCILLATOR TURNS ON
2. WHEN C OR E ARE DOWN, T8 TURNS ON, OSCILLATOR TURNS OFF

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
C, E	S INPUT		UP	-4.5	-0.5
			DOWN	-6.87	-12.5
A	S OUTPUT		UP	-4.5	-0.5
			DOWN	-6.87	-12.5

DELAY - NSEC

	MINIMUM	MAXIMUM
TURN ON	70	100
TURN OFF*	160	200
RISE TIME	52	66
FALL TIME	42	60

*APPLIES ONLY WHEN GATING, WHEN OUTPUT IS AT A + S LEVEL.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR-SDTRL OSC	6-7-62	EC 115599					729934
	320 KC S LINE GATED	30.4.63	TT 83687					
DESIGN	RQ	3-1-62	SCALE	NONE				
CHECK	WH	3-1-62	DRAW	LIG	3-17-62			
APPRO			CHECK					

729934


729935

STANDARD CODE

CARD CODE 729935
T B Q -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370295

SDTRL - OSCILLATOR, 115 KC S LINE GATED



SEQUENCE OF OPERATION


1. WHEN C AND E ARE UP, T8 TURNS OFF, OSCILLATOR TURNS ON
2. WHEN C OR E IS DOWN, T8 TURNS ON, OSCILLATOR TURNS OFF

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
C	INPUT		UP	-4.5	-0.5
			DOWN	-6.8	-12.5
A	OUTPUT		UP	-4.5	-0.5
			DOWN	-6.8	-12.5

DELAY - NSEC

	MINIMUM	MAXIMUM
TURN ON	60	130
TURN OFF	110	190
RISE TIME	28	82
FALL TIME	21	50

*APPLIES ONLY WHEN BAYING, WHEN OUTPUT IS AT A + B LEVEL.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-SDTRL-OSC, 115 KC S LINE GATED	4-29-62	EC 115599					
	30.4.63	JT 83687					
DESIGN	3-1-62	SCALE	NONE				
DETAIL	3-1-62	DRAW	LIG 3-17-62				
CHECK		CHECK					

C

729935


729936
STANDARD CODE

CARD CODE
TBR - 729936

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370297

SDTRL - OSCILLATOR, 360 KC S LINE GATED



SEQUENCE OF OPERATION


1. WHEN C AND E ARE UP, T8 TURNS OFF, OSCILLATOR TURNS ON
2. WHEN C OR E IS DOWN, T8 TURNS ON, OSCILLATOR TURNS OFF

PINS	SIGNAL NAME	WAVE SHAPPE	LEVELS	
			MIN	MAX
C, E	INPUT		UP -0.45	DOWN -12.5
A	OUTPUT		UP -0.45	DOWN -12.5

DELAY - MSEC

	MINIMUM	MAXIMUM
TURN ON	70	110
TURN OFF	160	200
RISE TIME	28	52
FALL TIME	46	54

*APPLIES ONLY WHEN GATING, WHEN OUTPUT IS AT A + 8 LEVEL.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
DATE LEAD ASM TSTR-SDTRL-OSC.	4-29-62	EC115599					
360 KC S LINE GATED	30.4.63	JT83687					
DESIGN	MODEL	SCALE					
DETAIL RQ	3-1-62	NONE					
CHECK WIR	3-1-62	DRAW L16	3-17-62				
APPROV	CHECK						


729936

STANDARD CODE
729937

CARD CODE 729937
T B S -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370298

SDTRL - OSCILLATOR, 667 KC S LINE GATED



SEQUENCE OF OPERATION


1. WHEN C AND E ARE UP, T8 TURNS OFF, OSCILLATOR TURNS ON
2. WHEN C OR E IS DOWN, T8 TURNS ON, OSCILLATOR TURNS OFF

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
C, E	INPUT		UP	-0.5	-0.5
			DOWN	-6.87	-12.5
A	OUTPUT		UP	-0.5	-0.5
			DOWN	-6.87	-12.5

DELAY - NSEC

	MINIMUM	MAXIMUM
TURN ON	70	110
TURN OFF*	160	300
RISE TIME	36	52
FALL TIME	48	62

*APPLIES ONLY WHEN GATING, WHEN OUTPUT IS AT A + S LEVEL.



CIRCUIT AND PACKAGING STANDARD

APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME		4-29-62	EC 115599					
667 KC S LINE GATED		30.4.63	JT 83687					
DESIGN	RQ	3-1-62	SCALE	NONE				
CHECK	WH	3-1-62	DRAW	LIG 3-17-62				
APPRO			CHECK					

C


729937

729938
STANDARD COST

GARD CODE 729938
T B V -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370299

SDTRL - OSCILLATOR, 1 MC S LINE GATED



SEQUENCE OF OPERATION


1. WHEN C & E ARE UP, T8 TURNS OFF, OSCILLATOR TURNS ON
2. WHEN C OR E IS DOWN, T8 TURNS ON, OSCILLATOR TURNS OFF

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
C, E	S INPUT	[Square Wave]	UP - .45	DOWN - .05
A	S OUTPUT	[Sine Wave]	UP - .45	DOWN - .05

DELAY - NSEC

	MINIMUM	MAXIMUM
TURN ON	70	120
TURN OFF	80	200
RISE TIME	52	110
FALL TIME	42	220

*APPLIES ONLY WHEN GATING, WHEN OUTPUT IS AT A + S LEVEL.



CIRCUIT AND PACKAGING STANDARD

APPROVAL	DATE
ABC	4-2-62

NAME	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
INTERNATIONAL BUSINESS MACHINES CORP.	4-27-62	62-18839					729938
1 MC S LINE	50-A-63	77-83687					
DESIGN							
CHECK							
APPROV							

729938








STANDARDS CODE
729939

CARD CODE
TCK - 729939


REFERENCE DRAWING

SEE PRODUCTION DRAWING 370334

SDTRL - END OF LINE TERMINATORS



- APPLICATION
- 100Ω RESISTOR USED TO TERMINATE A SDTRL TRANSMISSION LINE
 - 820Ω AND 120Ω RESISTOR FORM COUPLING NETWORK WHICH ACTS AS A SPECIAL END OF LINE TERMINATOR FOR SDTRL COAXIAL LINE AND WITH ITS' INPUT PIN FORMS A SEPARATE CIRCUIT
 - EACH PIN REPRESENTS A SEPARATE NETWORK OR RESISTOR



492281
+12V
COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARDS	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHARGE NO.	APPROVAL	DATE	CHARGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASH TSTA - SDTRL -				4-29-62	EC 115599					
END OF LINE TERMINATORS				30.4.63	JT 83687					
DESIGN	RQ	3-1-62	MODEL	3MS						
DETAIL	RQ	3-1-62	SCALE	NONE						
CHECK	VH	3-1-62	DRAW	L16	3-17-62					
APPROV			CHECK							


729939

STANDARD CODE
729940

CARD CODE
TDB - 729940

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370389

SDTRL-DISTRIBUTED LINE TERMINATOR WITH OPTIONAL LOAD RESISTORS



SEQUENCE OF OPERATION


1. DOWN INPUT TRANSISTOR ON OUTPUT UP
2. UP INPUT TRANSISTOR OFF OUTPUT DOWN
3. COLLECTORS MUST BE LOADED

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
C, R, S, D	N INPUT		UP	+6.5
B, P, K, E	Y OUTPUT		DOWN	-7
			UP	-1
			DOWN	-6.87 -12.5

DELAY - NSEC

	MINIMUM	MAXIMUM
TURN ON	105	120*
TURN OFF	105	126*

*FOR 100 FT OF CABLE.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR - SDTRL-DISTRIBUTED LINE TERMINATOR				6-29-62	EC 115599					729940
DESIGN	RQ	3-1-62	MODEL	SMS	30-4-63	JT 83687				
DETAIL	NR	3-1-62	SCALE	NONE						
CHECK	NR	3-1-62	DRAW	LIG	3-17-62					
APPRO			CHECK							

729940


729941

STANDARD CODE

CARD CODE 729941
T-D C -


REFERENCE DRAWING
SEE PRODUCTION DRAWING 370401

SOTDL-SOTRL - 6.67 KC OSCILLATOR



- SEQUENCE OF OPERATION
1. WHEN POWER IS UP, THE OSCILLATOR TURNS ON.
 2. PIN A CAN BE TIED TO TWO DIFFERENT LOADS, DEPENDING ON THE CURRENT REQUIREMENTS.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
A	S	OUTPUT	UP	-5	-1
			DOWN	-5.8	-12.48



CIRCUIT AND PROCESSING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CH'D ASM 157P-SOTL	DATE	3-27-62	CHANGE NO.	EC 115599	APPROVAL		DATE		DEVELOPMENT NO.
	SOTRL-6.67 KC OSCILLATOR	DATE	3-24-62	CHANGE NO.	JT 03687	APPROVAL		DATE		DEVELOPMENT NO.
DESIGN	MODEL SWS	DATE		CHANGE NO.		APPROVAL		DATE		DEVELOPMENT NO.
DFTAL	RQ 3-1-62	SCALE	HOME	DATE		APPROVAL		DATE		DEVELOPMENT NO.
CHECK	VH 3-1-62	DRAW	LIG 3-17-62	DATE		APPROVAL		DATE		DEVELOPMENT NO.
APPRO		CHECK		DATE		APPROVAL		DATE		DEVELOPMENT NO.



729941

729941
STANDARD CODE

CARD CODE 729941
TDC -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370401


SDTDL-SDTRL - 6.67 KC OSCILLATOR



SEQUENCE OF OPERATION

1. WHEN POWER IS UP, THE OSCILLATOR TURNS ON.
2. PIN A CAN BE TIED TO TWO DIFFERENT LOADS, DEPENDING ON THE CURRENT REQUIREMENTS.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	LEVELS	
				MIN	MAX
A	OUTPUT		6.67KC	UP -5	DOWN -12.48



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				729941			
NAME	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
CARD ASM TSTR-SDTL	7-62	115529					
SDTRL-6.67 KC OSCILLATOR	8-28-63	117802					
DESIGN	RD	3-1-62	SCALE	NONE			
CHECK	WM	3-1-62	DRAW	LIG	3-17-62		
APPRO			CHECK				

C


729941

729942
STANDARD CODE


CARD CODE 729942
T D D -


REFERENCE DRAWING
SEE PRODUCTION DRAWING 370400

SDTDL-SDTRL - 115 KC OSCILLATOR



- SEQUENCE OF OPERATION
1. WHEN POWER IS UP, THE OSCILLATOR TURNS ON
 2. PIN A CAN BE TIED TO TWO DIFFERENT LOADS, DEPENDING ON CURRENT REQUIREMENTS

PINS	SIGNAL NAME	WAVE SHAPE		LEVELS		
				HIGH	MAX	
A	OUTPUT		115KC	UP	-0.5	-0.05
				DOWN	-5.8	-12.4B



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM T5TR-SDTDL				4-2-62	EC115599					729942
SDTDL-115 KC OSCILLATOR				30-6-63	7783687					
DESIGN	RQ	3-1-62	MODEL	SMS						
DRAWN	WH	3-1-62	SCALE	RDHE						
CHECK	WH	3-1-62	DATE	LIG	3-17-62					
APPROV			CHECK							

729942


729942

STANDARD CODE


CARD CODE 729942
T D D -


REFERENCE DRAWING
SEE PRODUCTION DRAWING 370400.

SOTDL-SDTRL - 115 KC OSCILLATOR



- SEQUENCE OF OPERATION**
1. WHEN POWER IS UP, THE OSCILLATOR TURNS ON
 2. PIN A CAN BE TIED TO TWO DIFFERENT LOADS, DEPENDING ON CURRENT REQUIREMENTS

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
A	OUTPUT	 115KC	UP	-0.45	-0.05
			DOWN	-5.8	-12.48



CIRCUIT AND PACKAGING STANDARD

APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO	APPROVAL	DATE	CHANGE NO	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR- SOTDL				6-27-62	115599					729942
SDTRL-115 KC OSCILLATOR				8-28-63	117802					
DESIGN	RQ	3-1-62	SCALE	SMS						
DETAIL	WH	3-1-62	ORAW	LIG	3-17-62					

729942

729943


STANDARD CODE

CARD CODE 729943

T D E -


REFERENCE DRAWING
SEE PRODUCTION DRAWING 370399


SDTDL-SDTRL-240 KC OSCILLATOR



SEQUENCE OF OPERATION

1. WHEN POWER IS UP, THE OSCILLATOR TURNS ON
2. PIN A CAN BE TIED TO TWO DIFFERENT LOADS, DEPENDING ON CIRCUIT REQUIREMENTS

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MAX	MIN	
A	OUTPUT	 240 KC	UP DOWN	-.45 -.05	-.05 -12.48



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	C. INGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
DEVT	CARD ASH TSTR-SDTDL			1-17-62	EC 115599					
DEVT	SDTRL-240 KC OSCILLATOR			30.4.63	7783687					
DESIGN	RQ	3-1-62	SCALE	NONE						
CHECK	VH	3-1-62	DRAW	LIG	3-17-62					
APPRO			CHECK							


729943

729943
STANDARDS CODE

CARD CODE 729943
T D E -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370399


SDTDL-SDTRL-240 KC OSCILLATOR



SEQUENCE OF OPERATION

1. WHEN POWER IS UP, THE OSCILLATOR TURNS ON
2. PIN A CAN BE TIED TO TWO DIFFERENT LOADS, DEPENDING ON CIRCUIT REQUIREMENTS

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MAX	MIN
A	S	OUTPUT	UP - .45	DOWN - .05



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				CIRCUIT AND PACKAGING STANDARD			
NAME	DATE	CHANGE NO	APPROVAL	DATE	CHANGE NO	APPROVAL	DEVELOPMENT NO
CARD ASM TSTR-SDTDL	6-27-62	115599					
SDTRL-240 KC OSCILLATOR	8-28-63	117802					
DESIGN RQ	3-1-62	SCALE NONE					
DETAIL WH	3-1-62	DRAW LIG	3-17-62				
APPRO		CHECK					


0165033

STANDARD CODE
729944


CARD CODE 729944
TDF -


REFERENCE DRAWING
SEE PRODUCTION DRAWING 370398

SDTDL-SDTRL-320 KC OSCILLATOR



- SEQUENCE OF OPERATION**
1. WHEN POWER IS UP, THE OSCILLATOR TURNS ON.
 2. PIN A CAN BE TIED TO TWO DIFFERENT LOADS, DEPENDING ON CURRENT REQUIREMENTS.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	MIN		MAX	
				UP	DOWN	-0.5	-12.4B
A	B	OUTPUT		320KC			



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.							
NAME	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
CARD ASM YSTR-SDTDL	6-27-62	EC115599					729944
SDTRL-320 KC OSCILLATOR	50-6-63	JT03687					
REVISION	NO	3-1-62	SCALE	NONE			
DESIGN	NO	3-1-62	DATE	11-5-17-62			
CHECK	NO		ENGINEER				


C

STANDARDS CODE
729544

CARD CODE 729944
T D F -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370398


SDTDL-SDTRL-320 KC OSCILLATOR



SEQUENCE OF OPERATION

1. WHEN POWER IS UP, THE OSCILLATOR TURNS ON.
2. PIN A CAN BE TIED TO TWO DIFFERENT LOADS, DEPENDING ON CURRENT REQUIREMENTS.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A	S	OUTPUT	UP -4.5	-0.5
			DOWN -5.8	-12.48



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	LARD ASM YSTR-SDTDL			6-1-62	115599					
	SDTRL-320 KC OSCILLATOR			8-28-63	117802					
DESIGN	RQ	3-1-62	SCALE	NONE						
CHECK	VH	3-1-62	DRAW	LIG	3-17-62					
APPRO			CHECK							

C


60 47 10 11

729945
STANDARD CODE

CARD CODE 729945
T D G -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370397


SDTDL-SDTRL - 360 KC OSCILLATOR



SEQUENCE OF OPERATION

1. WHEN POWER IS UP, THE OSCILLATOR TURNS ON
2. PIN A CAN BE TIED TO TWO DIFFERENT LOADS, DEPENDING ON CURRENT REQUIREMENTS

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A	S OUTPUT	360 KC	UP -4.5	-0.5
			DOWN -5.8	-12.4B



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-SDTDL				6-29-62	EC115599					729945
SDTRL - 360 KC OSCILLATOR				30.4.63	JT 83687					
DESIGN		MODEL	SMS							
DETAIL	RQ	3-1-62	SCALE	NONE						
CHECK	MM	3-1-62	DRAW	LIG	3-17-62					
APPRO			CHECK							


C

STANDARDS CODE
729945

CARD CODE 729945
T D G -


REFERENCE DRAWING
SEE PRODUCTION DRAWING 370397

SDTDL-SDTRL - 360 KC OSCILLATOR



- SEQUENCE OF OPERATION**
1. WHEN POWER IS UP, THE OSCILLATOR TURNS ON
 2. PIN A CAN BE TIED TO TWO DIFFERENT LOADS, DEPENDING ON CURRENT REQUIREMENTS

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A	S OUTPUT	360 KC	UP DOWN	-.45 -12.48



INTERNATIONAL BUSINESS MACHINES CORP.							
NAME	DATE	CHARGE NO.	APPROVAL	DATE	CHARGE NO.	APPROVAL	DEVELOPMENT NO.
CARD ASM TSIR-SDTDL	C-PP-62	115599					
SDTRL - 360 KC OSCILLATOR	B-28-63	117802					
DESIGN	RQ	3-1-62	SCALE	NONE			
CHECK	WH	3-1-62	DRAW	LIG	3-17-62		
APPRO			CHECK				

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62


729945

729946
STANDARD CODE

CARD CODE 729946
T D H -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370396


SDTOL-SDTRL-667 KC OSCILLATOR



SEQUENCE OF OPERATION

1. WHEN POWER IS UP, THE OSCILLATOR TURNS ON
2. PIN A CAN BE TIED TO TWO DIFFERENT LOADS, DEPENDING ON CURRENT REQUIREMENTS

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A	OUTPUT		UP -4.5	-0.5
			DOWN -5.8	-12.48



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM 1514-SDTOL	6-27-62	RC115529					729946
SDTOL-667 KC OSCILLATOR	30.6.63	JTB3687					
DESIGN	REQ	3-1-62	SCALE	NONE			
CHECK	WH	3-1-62	DRAW	L10	3-17-62		
APPRO			CHECK				

C

729946

729946


STANDARD CODE

CARD CODE 729946
T D H -

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370396


SDTDL-SDTRL-667 KC OSCILLATOR



SEQUENCE OF OPERATION

1. WHEN POWER IS UP, THE OSCILLATOR TURNS ON
2. PIN A CAN BE TIED TO TWO DIFFERENT LOADS, DEPENDING ON CURRENT REQUIREMENTS

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
A	S	OUTPUT	UP	-0.45	-0.05
			DOWN	-5.8	-12.48



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPING NO.
NAME	CARD ASM TSTR-SDTDL			6-1-62	115599					729946
	SDTRL-667 KC OSCILLATOR			8-28-63	117802					
DESIGN	RQ	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LIG	3-17-62					
APPRO			CHECK							



C

729947
STANDARD CODE

CARD CODE 729947
YDK -


REFERENCE DRAWING
SEE PRODUCTION DRAWING 370551

SDTDL-SDTRL - 1 MC OSCILLATOR



- SEQUENCE OF OPERATION**
1. WHEN POWER IS UP, THE OSCILLATOR TURNS ON.
 2. PIN A CAN BE TIED TO TWO DIFFERENT LOADS DEPENDING ON CURRENT REQUIREMENTS.

PINS	SIGNAL NAME	WAVE SHAPE	FREQ	LEVELS	
				MIN	MAX
A	OUTPUT		1 MC	UP - .3	0
				DOWN - 5.8	-12.4B



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
MODEL	CARD ASM TSTR-SDTDL-SDTRL-1 MC OSCILLATOR	4-27-62	EC 115599					
DESIGN			30.4.61 37 83687					
DETAIL	RQ 3-1-62	SCALE	NONE					
CHECK	WH 3-1-62	DRAW	LIG 3-17-62					
APPROV		CHECK						



729947

729947
STANDARDS CODE

CARD CODE 729947
T D K -


REFERENCE DRAWING
SEE PRODUCTION DRAWING 370551

SOTDL-SOTRL - 1 MC OSCILLATOR



- SEQUENCE OF OPERATION**
1. WHEN POWER IS UP, THE OSCILLATOR TURNS ON.
 2. PIN A CAN BE TIED TO TWO DIFFERENT LOADS DEPENDING ON CURRENT REQUIREMENTS.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	LEVELS	
				MIN	MAX
A	S	OUTPUT	INC	UP -3	0
				DOWN -5.8	-12.48



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME				2-27-62	115599					
CARD ASM TSTR-SOTDL-SOTRL-1 MC OSCILLATOR				8-28-63	117802					
DESIGN	RQ	3-1-62	MODEL	S MS						
DETAIL	WH	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LIG 3-17-62						
APPRO			CHECK							

729947


729949
STANDARD CODE

CARD CODE
Y B Z - 729949



REFERENCE DRAWING
SEE PRODUCTION DRAWING 370418

SENSE AMPLIFIER-RECTIFIER AND CLIPPER

HEIGHT CARD ON ONE AND ONE HALF INCH CENTERS NOTE XXX



APPLICATION NOTES
VOLTAGES AT PIN B AND C FROM CLIPPING CARD



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DESIGNER NO.
NAME CARD ASM ISTR - SENSE				6-27-62	EC 115599					729949
AMPLIFIER-RECTIFIER AND CLIPPER				30-4-63	JT83687					
DESIGN	RQ	3-1-62	SCALE	HOME						
CHECK	MM	3-1-62	DRAW	LIG	3-17-62					
APPRO			CHECK							

C



729950
STANDARD CODE

CARD CODE 729950
Y C B -

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370420


SENSE AMPLIFIER-SELECT GATE, READ GATE AND BAND PASS CTRL



SEQUENCE OF OPERATION

- A. SELECT GATE**
 1. WHEN INPUT AT PIN E IS UP, T1 IS ON, T2, T3, T4, ARE OFF THE OUTPUT IS UP AT PIN C AND DOWN AT PIN D
 2. WHEN OUTPUT AT PIN E IS DOWN, T1 IS OFF, T2, T3, T4 ARE ON, THE OUTPUT IS DOWN AT PIN C AND UP AT PIN D
- B. READ GATE**
 1. WHEN INPUT AT PIN G IS UP, T7 TURNS ON, T6 TURNS ON AN OUTPUT AT PIN F IS DOWN
 2. WHEN INPUT AT PIN G IS DOWN, T7 IS OFF T6 IS ON, AND OUTPUT AT PIN F IS UP
- C. NOISE REJECTION**
 1. WHEN INPUT AT H IS UP, T9 IS ON, T8 IS ON AND OUTPUT AT B IS DOWN
 2. WHEN INPUT AT H IS DOWN, T9 IS OFF, T8 IS ON AND THE OUTPUT AT B IS UP

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
E	S SELECT GATE INPUT		UP	-5	-1
			DOWN	-7.42	-12.48
C	S SELECT GATE OUTPUT #1		UP	5.14	7.23
			DOWN	-4.43	-6.64
D	S SELECT GATE OUTPUT #2		UP	4.52	6.88
			DOWN	-4.76	-6.84
B	S READ GATE INPUT		UP	-5	-1
			DOWN	-6.87	-12.48
F	S READ GATE OUTPUT		UP	+9.39	+12.48
			DOWN	+7	0
H	S NOISE REJECT INPUT		UP	-5	-1
			DOWN	-6.87	-12.48
B	S NOISE REJECT OUTPUT		UP	10.41	12.48
			DOWN	.7	0



1	25	300721
2	26	481995
3	27	
4	28	
5	29	300723
6	30	
7	31	
8	32	481995
9	33	
10	34	479090
11	35	
12	36	300723
13	37	479090
14	38	
15	39	124588
16	40	
17	41	317429
18	42	
19	43	
20	44	317025
21	45	213547
22	46	491008
23	47	
24	48	

COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-SEN AM-SEL	4-27-62	EC 115599					729950
GT, RD BT AND BAND PASS CTRL	30.4.63	JT 83687					
DESIGN RQ 3-1-62	SCALE NONE						
CHECK WN 3-1-62	DRAW LIG 3-17-62						
APPRO	CHECK						


729951

STANDARD CODE

CARD CODE 729951
VCC -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370421


PEAK DETECTOR, INTEGRATOR & V.M. DRIVER



SEQUENCE OF OPERATION

1. THIS CIRCUIT IS USED TO SENSE A PEAK IN THE TAPE SIGNAL AFTER IT HAS BEEN AMPLIFIED BY THE TAPE PRE-AMPLIFIER. TRANSISTORS T1 AND T2 SENSE THE PEAK AND THIS SIGNAL IS AMPLIFIED BY T2 TO DRIVE T3 WHICH IN TURN DRIVES THE INTEGRATOR AND THE SCHMITT TRIGGER. WHEN THE SCHMITT TRIGGER FIRES, THE FALL TRANSITION IS SHAPED INTO THE OUTPUT PULSE (-12V) AND THEN IT IS COUPLED TO THE LOAD BY T8, AN EMITTER FOLLOWER.
2. A READ CONTROL LINE IS USED TO GATE THE SIGNAL DURING SWITCHING BETWEEN READ AND READ-WHILE-WRITE CONDITIONS; PIN D, ANOTHER CONTROL LINE CHANGES THE NOISE REJECTION OF THE CIRCUIT DEPENDING UPON THE TYPE OF TAPE DRIVE WHICH IS USED; PIN E, FOR HIGH FREQUENCY OPERATION THE INPUT AT PIN E IS AT +12 V, FOR LOW FREQUENCY OPERATION THE INPUT TO PIN E IS 0 V.
3. OUTPUT CAN DRIVE SDTDL OR SDTRL CIRCUITS.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A	INPUT		UP	9 PEAK
E	NOISE REJECTION GATE		UP	+10.41
			DOWN	+12.48
B	OUTPUT		UP	0
			DOWN	+4
D	READ GATE		UP	+9.39
			DOWN	+12.48



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR - PEAK	6-27-62	EC-115599					729951
DETECTOR INTEGRATOR & V.M. DRIVER	30.4.63	JT 83687					
DESIGN	RD	3-1-62	SCALE	NONE			
CHECK	WH	3-1-62	DRAW	LEG	3-17-62		
APPROV			CHECK				

C

10667


729952

STANDARD CON

CARD CODE 729952
Y D M -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370501

SENSE AMPLIFIER-CLIPPING LEVEL CONTROL



APPLICATION NOTES

HIGH ACCEPTANCE - READ WHILE WRITE CONDITION
PIN F 0.0V +S
PIN P -12.5V

LOW SPEED TAPE
PIN F 0.0V +S
PIN P -12.5V

HIGH SPEED TAPE
PIN F 0.0V +S
PIN P 0.0V

READ CONDITION


HIGH AND LOW SPEED DRIVES
PIN F -12V
PIN B -11.1V TO -12.5V

LOW ACCEPTANCE
PIN F 0.0 VOLTS
PIN P -12 VOLTS

PIN B -3.07V TO -5.09V

PIN B -.2V TO -.5V

PIN H 0.0V
PIN H -0.03 TO -12.5 DEPENDS ON WHAT PIN (A,C,D,E) IS TIED TO



CIRCUIT AND PACKAGING STANDARDS	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-SENSE	4-2-62	6C115599					729952
AMPLIFIER-CLIPPING LEVEL CONTROL	3-2-63	JT83687					
DESIGN	RQ	3-1-62	WHEI	ROME			
CHECK	WH	3-1-62	ORRO	LIG	3-17-62		
APPRO			CHECK				

C

729953

STANDARD CODE



CARD CODE 729953

A J H -

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370429


POWER SUPPLY SEQUENCING



SEQUENCE OF OPERATIONS

1. THESE THREE CIRCUITS ARE SINGLE-STAGE RELAY DRIVERS, USED TO SENSE A GIVEN VOLTAGE. IF PRESENT, THIS VOLTAGE ALLOWS A TRANSISTOR TO CONDUCT AND OPERATE A RELAY IN THE COLLECTOR CIRCUIT. IF THIS VOLTAGE DROPS OUT DURING NORMAL OPERATIONS THE RELAY WILL ALSO DROP.
2. THE OUTPUT VOLTAGE LEVEL WHEN THE TRANSISTORS ARE OFF DEPENDS UPON THE RETURN VOLTAGE OF THE RELAY IN THE COLLECTOR CIRCUIT.
3. THE +6 VOLT SENSE (T1) MAY OPERATE A RELAY RETURNED TO NO MORE THAN 35 VOLTS, THE -6 VOLT SENSE (T4) 45 VOLTS, AND THE -12 VOLT SENSE (T3) 40 VOLTS.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
K	V -6	[Waveform]	UP	-1.1 +.24
			DOWN	-5.76 -6.24
D	OUTPUT	[Waveform]	UP	-.24 +.24
		SEE NOTE 2	DOWN	
A	OUTPUT	[Waveform]	UP	-.24 +.24
		SEE NOTE 2	DOWN	
L	V +6	[Waveform]	UP	+5.76 +6.24
			DOWN	+1.8 -.24
F	OUTPUT	[Waveform]	UP	+.24 -.24
		SEE NOTE 2	DOWN	
H	V -12	[Waveform]	UP	-1.0 +.24
			DOWN	-11.52 -12.48
B	OUTPUT	[Waveform]	UP	-6.24 -5.76
		SEE NOTE 2	DOWN	



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-				3-1-62	EC 115599					
POWER SUPPLY SEQUENCING				3-4-63	TT 83687					
DESIGN	RQ	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LIG 3-12-62						
APPROV			CHECK							

C

729953

STANDARDS CODE
729954

CARD CODE 729954

SOTDL LOGIC FAMILY DELAY INFORMATION

SHEET 1 OF 4

GENERAL

DEFINITIONS

THE TURN ON, TURN OFF DELAYS OF THE CIRCUITS USED IN A PARTICULAR MACHINE ARE COMPLEX FUNCTIONS OF MANY VARIABLES SUCH AS THE TRANSISTOR DELAY, INPUT-OUTPUT LOADING, FALL AND RISE TIME, ETC.
THE DELAY SPECIFICATIONS ARE GIVEN BELOW AND ARE CLASSIFIED BY CIRCUIT TYPE.
WHEN POSSIBLE, REPRESENTATIVE RANGES OF DELAYS ARE GIVEN ON EACH INDIVIDUAL CIRCUIT SHEET AND SHOULD BE USED AS A GUIDE. SPECIFIC CIRCUIT APPLICATION AND/OR CAPACITIVE LOAD (EXAMPLE: WIRE CAPACITANCE) MAY RESULT IN DELAYS WHICH ARE OUT OF THE GIVEN RANGES.
THE FOLLOWING INFORMATION IS PROVIDED FOR THOSE CASES WHERE CARD REPLACEMENT DOES NOT RESULT IN IMPROVEMENT AND A MORE DETAILED ANALYSIS IS NECESSARY.

THE RISE AND FALL TIMES WERE MEASURED FROM THE 10% TO 90% POINTS OF THE INPUT AND OUTPUT WAVEFORM. THE TURN-ON DELAY WAS MEASURED AS THE TIME INTERVAL BETWEEN 10% DOWN AT THE INPUT TO 10% UP AT THE OUTPUT. THE TURN-OFF DELAY WAS MEASURED AS THE TIME INTERVAL BETWEEN 10% UP AT THE INPUT TO 10% DOWN AT THE OUTPUT. UNLESS OTHERWISE STATED THE RISE, FALL AND DELAY TIMES ARE GIVEN IN N SEC (NANOSECONDS).

HIGH SPEED, LOW SPEED CIRCUITS

THE SOTDL CIRCUITS ARE CLASSIFIED INTO TWO MAJOR FAMILIES, THE LOW SPEED AND THE HIGH SPEED CIRCUITS. THE DIFFERENCE BETWEEN THE TWO FAMILIES CONSISTS OF THE INPUT SPEED UP CAPACITOR THAT IS USED ONLY IN THE HIGH SPEED LOGIC BLOCKS.


DELAY CHARTS:

NUMEROUS CHARTS GIVING DELAY INFORMATION HAVE BEEN INCLUDED IN THIS DOCUMENT. BOTH MINIMUM AND MAXIMUM DELAYS ARE GIVEN AS A FUNCTION OF SOME VARIABLE OR VARIABLES. NOMINAL DELAYS HAVE BEEN AVOIDED DUE TO POSSIBLE MISINTERPRETATIONS. THE MAXIMUM DELAYS GIVEN ARE SLIGHTLY LESS THAN THE THEORETICAL MAXIMUM DELAY. THE MAXIMUM DELAYS GIVEN SHOULD NOT BE EXCEEDED IN PRACTICAL APPLICATIONS.

USE OF GRAPHS


THE FOLLOWING STEPS ARE RECOMMENDED FOR USING THE INFORMATION PROVIDED IN THE ACCOMPANYING GRAPHS.

1. GIVEN A LOAD CONFIGURATION REFER TO THE GRAPH OUTPUT FALL TIME VS. LOADING TO DETERMINE THE OUTPUT FALL TIME.
2. GIVEN THE INPUT FALL TIME, THE OUTPUT RISE IS DETERMINED FROM THE GRAPH OF OUTPUT RISE TIME VS. INPUT FALL TIME.
3. KNOWLEDGE OF THE RISE TIME AND USE OF THE GRAPH OF TURN-OFF DELAY VS. INPUT RISE TIME RESULTS IN TURN-OFF LIMITS.
4. KNOWLEDGE OF INPUT FALL TIME AND USE OF THE GRAPH OF TURN-ON DELAY VS. INPUT FALL TIME RESULTS IN TURN-ON LIMITS.




HIGH SPEED SINGLE LEVEL LOGIC BLOCK

OUTPUT FALL TIME VS LOADING



OUTPUT FALL TIME VS LOADING



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	6-2-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SOTDL LOGIC DELAY	6-1-62	1					729954
INFO - REF. Dwg.	30.4.63	1783687					
DESIGN	MODEL						
DETAIL	3-1-62	SCALE					
CHECK	3-1-62	DRAW					
APPROV		CHECK					

C

16 6-5-62


729954

STANDARD CODE


CARD CODE 729954

SHEET 2 OF 4


OUTPUT RISE TIME VS INPUT FALL TIME




OUTPUT RISE TIME VS INPUT FALL TIME




TURN-OFF VS INPUT RISE TIME




TURN-OFF VS INPUT RISE TIME



TURN-ON VS INPUT FALL TIME*



TURN-ON VS INPUT FALL TIME



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: S.D.P.L. LOGIC PLYN.		3-1-62	FC 115599					
TITLE: REF. DIV.		3-1-62	JT 83687					
DESIGN	SCALE							
DESIGN	SCALE							
DESIGN	SCALE							
DESIGN	SCALE							

LIG 6-4-62



729954

729954

STANDARD CODE

CARD CODE 729954

SHEET 3 OF 4



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	729954
NAME	SDTDL LOGIC BLOCK	4-21-62	FC115599						
INFO	REF DWG.	30.4.63	TF83687						
DESIGN	MODEL								
DETAIL	WH 3-1-62	SCALE							
CHECK	RG 3-1-62	DRAW							
APPROV		CHECK							

LIG-6-4-62

729954/13


729954

STANDARD CODE


CARD CODE 729954
SHEET 4 OF 4

****LOW SPEED SINGLE LEVEL LOGIC BLOCKS****


FALL TIME VS LOADING




FALL TIME VS LOADING




OUTPUT RISE TIME VS INPUT FALL TIME



TURN-OFF VS INPUT FALL TIME



TURN-OFF VS INPUT RISE TIME



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NABT SDTDL LOGIC DELAY				62	EC 115599					
INFO - RCF DWG				30.4.62	JT 83687					
DESIGN	MODEL									
DETAIL WH	1-1-62	SCMT								
CHECK HQ	3-1-62	DRW								
APPRO		CHECK								

729954-14

729955

STANDARD CODE

CTDL DELAY INFORMATION

CARD CODE 729955

SHEET 1 OF 3

GENERAL

THE TURN ON, TURN OFF DELAYS OF THE CIRCUITS USED IN A PARTICULAR MACHINE ARE COMPLEX FUNCTIONS OF MANY VARIABLES SUCH AS THE TRANSISTOR DELAY, INPUT-OUTPUT LOADING, FALL AND RISE TIME, ETC.

THE DELAY SPECIFICATIONS ARE GIVEN BELOW AND ARE CLASSIFIED BY CIRCUIT TYPE.

WHEN POSSIBLE, REPRESENTATIVE RANGES OF DELAY ARE GIVEN ON EACH INDIVIDUAL CIRCUIT SHEET AND SHOULD BE USED AS A GUIDE. SPECIFIC CIRCUIT APPLICATION AND/OR CAPACITIVE LOAD (EXAMPLE: WIRE CAPACITANCE) MAY RESULT IN DELAYS WHICH ARE OUT OF THE GIVEN RANGES.

THE FOLLOWING INFORMATION IS PROVIDED FOR THOSE CASES WHERE CARD REPLACEMENT DOES NOT RESULT IN IMPROVEMENT AND A MORE DETAILED ANALYSIS IS NECESSARY.

THE DELAY OF THE SIGNAL IN THE CTDL BLOCKS IS A FUNCTION OF THE TRANSISTOR DELAYS PLUS THE LOADING EFFECTS OF THE INPUT AND OUTPUT CIRCUITS. DELAYS FOR SEVERAL STAGES IN CASCADE ARE NUMERICALLY EQUAL TO THE SUM OF INDIVIDUAL STAGES. UNLESS OTHERWISE STATED, DELAYS ARE MEASURED FROM THE TIME THE INPUT SIGNAL CROSSES ITS REFERENCE VOLTAGE TO THE TIME THE OUTPUT SIGNAL CROSSES ITS REFERENCE VOLTAGE, AS SHOWN.


IN THIS EXAMPLE ALL MAXIMUM DELAYS WILL BE USED:

TURN ON DELAY

2 T BLOCKS	2 X 0.7	=	1.4
2 U BLOCKS	2 X 0.52	=	1.04
5 ADDITIONAL U BLOCKS	5 X (-0.01)	=	-0.05
2 ADDITIONAL T BLOCKS	0	=	0
2 P-TYPE CS BLOCK	2 X 0.015	=	0.03
4 PARALLEL COLLECTORS	4 X 0.007	=	0.028
23 INPUT DIODES	23 X 0.02	=	0.46
TOTAL TURN ON DELAY FROM A TO B			2.908 U SEC

TURN OFF DELAY

2 T BLOCKS	2 X 0.18	=	0.36
2 U BLOCKS	2 X 0.12	=	0.24
2 1ST U BLOCK LOAD	2 X 0.09	=	0.18
2 2ND U BLOCK LOAD	2 X 0.13	=	0.26
1 3RD U BLOCK LOAD	0.18	=	0.18
1 1ST T BLOCK LOAD	0.22	=	0.22
1 2ND T BLOCK LOAD	0.30	=	0.30
2 P-TYPE CS BLOCK	2 X 0.02	=	0.04
4 PARALLEL COLLECTORS	4 X 0.01	=	0.04
23 INPUT DIODES	23 X 0.005	=	0.115
TOTAL TURN OFF DELAY FROM A TO B			1.935 U SEC




BASIC LOGIC BLOCK DELAY INFORMATION

DATA FOR CALCULATION OF DELAY IN A STRING OF LOGIC WHEN DRIVING CTDL BLOCKS FROM THE CTDL OUTPUT AND CURRENT MODE BLOCKS FROM THE CURRENT MODE OUTPUT.

	TURN ON (U SEC)		TURN OFF (U SEC)	
	MAX	MIN	MAX	MIN
DELAY PER PNP BLOCK IN STRING	.70	.20	.18	.06
DELAY PER NPN BLOCK IN STRING	.52	.18	.12	.05
ADDITIONAL DELAY ON STRING				
FOR THE FIRST PNP TYPE LOAD	.00	-.03	.22	.06
FOR THE SECOND PNP TYPE LOAD	.00	-.03	.30	.07
FOR THE THIRD PNP TYPE LOAD	.00	-.03	.40	.08
FOR THE FOURTH PNP TYPE LOAD	.00	-.03	.50	.10
FOR THE FIRST NPN TYPE LOAD	-.01	-.03	.09	.01
FOR THE SECOND NPN TYPE LOAD	-.01	-.03	.13	.02
FOR THE THIRD NPN TYPE LOAD	-.01	-.03	.18	.03
FOR THE FOURTH NPN TYPE LOAD	-.01	-.03	.22	.04
DELAY PER PNP TYPE CS LOADS ON STRING	.02	.00	.02	.005
DELAY PER NPN TYPE CS LOADS ON STRING	.015	.00	.02	.005
DELAY PER PARALLEL COLLECTOR	.007	.00	.01	.004
DELAY PER DIODE INPUT	*.02	.00	.005	.000
DELAY PER 100 PF	.05	.02	.06	.03

* WIRES ASSUMED ON GATES -- INCLUDES WIRING CAPACITANCE EFFECT BETWEEN ADJACENT CARDS.

EXAMPLE OF CTDL DELAY LOGIC STRING. CONSIDER THE FOLLOWING LOGIC STRING:



LOGIC INVERTER

	TURN ON (U SEC)		TURN OFF (U SEC)	
	MAX	MIN	MAX	MIN
DELAY PER PNP INVERTER IN STRING	-.08	-.14	.55	.06
DELAY PER NPN INVERTER IN STRING	0	-.06	.41	-.02
ADDER LOGIC INVERTER DELAY:				
PER PNP INPUT LOAD	0	0	.015	.01
PER PNP OUTPUT LOAD	0	-.005	.01	.006
PER NPN INPUT LOAD	-.02	-.01	.04	.02
PER NPN OUTPUT LOAD	0	0	.01	0
DELAY ACROSS PNP BLOCK DRIVING LOGIC INVERTER IN STRING	.81	.26	.30	.26
DELAY ACROSS NPN BLOCK DRIVING LOGIC INVERTER IN STRING	.38	.28	.20	.14
ADDITIONAL DRIVING BLOCK DELAY				
PER PNP INPUT LOAD	0	0	0	0
PER PNP OUTPUT LOAD	0	-.02	.01	0
PER NPN INPUT LOAD	0	0	0	0
PER NPN OUTPUT LOAD	-.013	-.043	.01	.01
DELAY ACROSS PNP BLOCK DRIVEN BY LOGIC INVERTER	.74	.32	.22	.20
ADDITIONAL DELAY DUE TO INVERTER OUTPUT LOADING				
1ST PNP BLOCK	0	0	.16	.07
2ND PNP BLOCK	0	-.02	.22	.08
3RD PNP BLOCK	0	-.02	.33	.09
4TH PNP BLOCK	0	-.01	.39	.11
DELAY ACROSS NPN BLOCK DRIVEN BY LOGIC INVERTER	.35	.28	.17	.09
ADDITIONAL DELAY DUE TO INVERTER OUTPUT LOADING				
1ST NPN BLOCK	-.02	-.02	.18	.08
2ND NPN BLOCK	-.01	-.01	.21	.10
3RD NPN BLOCK	-.01	-.02	.22	.10
4TH NPN BLOCK	-.01	-.02	.42	.15

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CTDL DELAY	DATE	6-29-62	EC 115599						729955
INFO	REF. DWG.	DATE	30.4.63	JT 83687						
DESIGN	WM	3-1-62	SCALE							
CHECK	RQ	3-1-62	DRAW							
APPRO			CHECK							

LIG 6-4-62

729955/1

729955


STANDARD CODE

CARD CODE 729955
SHEET 2 OF 3

****E, F "OR" CIRCUITS****

DELAY INFORMATION

TEST CIRCUIT



PNP EMITTER "OR" DELAY (U SEC)

	T ₁		T ₂		T ₁		T ₂	
	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.
DELAY PER BLOCK	.92	.28	.15	.10	.50	.12	.12	.12
DELAY PER ADDED BLOCK ON DRIVER INPUT	.00	.00	.06	.03	.00	.01	.02	.00
DELAY PER ADDED CTDL BLOCK ON DRIVER OUTPUT	.00	-.01	.00	.00	.01	-.02	.04	.06
DELAY PER ADDED CTDL BLOCK ON E.F.	.01	-.008	.00	.00	.00	-.01	.006	.01
DELAY PER ADDED CTDL BLOCK ON DRIVER BLOCK	.01	.00	.00	.00	-.03	-.01	.00	.00
DELAY W/3 E.F. ON DRIVER - NO LOAD R IN DRIVER	.29	.28	.30	.10	.50	.25	.24	.12
DELAY PER ADDED E.F.	.00	-.02	.02	.00	.00	.00	-.01	.00
DELAY PER ADDED CTDL BLOCK ON DRIVER INPUT	.00	-.01	.02	.00	.00	-.005	-.005	.00
DELAY PER ADDED BLOCK ON E.F. OUTPUT	.00	.002	.002	.00	.00	-.01	.015	.00
DELAY PER ADDED BLOCK ON DRIVER BLOCK	.00	.00	.004	.00	.00	-.02	.00	.00


NPN EMITTER "OR" DELAY (U SEC)

	T ₁		T ₂		T ₁		T ₂	
	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.
DELAY PER BLOCK	.42	.36	.15	.14	.70	.19	.10	.06
DELAY PER ADDED BLOCK ON DRIVER	-.02	.01	.05	.08	.00	.00	.01	.02
DELAY PER ADDED CTDL BLOCK ON DRIVER OUTPUT	-.01	-.01	.005	.00	.00	.00	.03	.01
DELAY PER ADDED CTDL BLOCK ON E.F.	.00	.00	.00	.00	.00	.002	.005	.005

	T _{ON}		T _{OFF}		T _{ON}		T _{OFF}	
	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.
DELAY PER ADDED CTDL BLOCK ON DRIVER BLOCK	.00	.00	.00	.00	-.04	.00	.00	.00
DELAY W/3 E.F. ON DRIVER - NO LOAD R IN DRIVER	.32	.36	.15	.14	.70	.20	.16	.06
DELAY PER ADDED E.F.	.02	.00	-.02	.00	.00	.00	.00	.00
DELAY PER ADDED CTDL BLOCK ON DRIVER INPUT	.00	-.02	.02	.00	.00	.00	.01	.00
DELAY PER ADDED BLOCK ON E.F. OUTPUT	.005	.00	.00	.00	-.005	.00	.01	.00
DELAY PER ADDED BLOCK ON DRIVER BLOCK	.01	.00	.00	.00	-.01	-.00	.00	.00

****TRANSLATE BLOCK DELAY DATA****


NPN BLOCK



TOTAL NUMBER OF LOADS

	TURN ON (U SEC)		TURN OFF (U SEC)	
	MAX.	MIN.	MAX.	MIN.
1	.70	.16	.34	.12
2	.70	.16	.36	.13
3	.70	.16	.40	.14
4	.70	.17	.43	.15
5	.70	.17	.46	.16
6	.70	.18	.48	.17
7	.70	.18	.50	.18
8	.70	.18	.51	.19
9	.70	.19	.57	.20
10	.70	.20	.60	.21

PNP BLOCK



TOTAL NUMBER OF LOADS

	TURN ON (U SEC)		TURN OFF (U SEC)	
	MAX.	MIN.	MAX.	MIN.
1	.52	.17	.26	.14
2	.52	.17	.31	.16
3	.52	.17	.35	.17
4	.52	.18	.38	.19
5	.53	.18	.41	.20
6	.53	.18	.44	.21
7	.53	.19	.47	.22
8	.53	.19	.50	.23
9	.53	.19	.54	.24
10	.53	.20	.56	.25

CIRCUIT AND PACKAGING STANDARD
APPROVAL ABC DATE 4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DEVELOPMENT NO.			
NAME	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
CTDL DELAY	6-29-62	FC115599					729955
T.N.P. - REF. DWG.	30.4.63	JT 83687					
DESIGN	MODEL						
DETAIL VM	3-1-62	SCALE					
CHECK R.G.	3-1-62	DRAW					
APPRO	CHECK						

L16 6-4-62

729955/2

729955


STANDARD CODE

CARD CODE 729955

SHEET 3 OF 3

****EMITTER FOLLOWER DELAY****

NPN



TOTAL NUMBER OF LOADS	TURN ON (U SEC)		TURN OFF (U SEC)	
	MAX.	MIN.	MAX.	MIN.
3	.68	.14	.25	.05
4	.68	.15	.26	.06
5	.68	.16	.27	.06
6	.68	.17	.27	.07
7	.68	.18	.29	.07
8	.68	.19	.30	.08
9	.68	.20	.31	.08
10	.68	.21	.32	.08
11	.68	.21	.33	.08
12	.68	.21	.34	.08
13	.68	.22	.35	.09
14	.68	.22	.36	.09
15	.68	.23	.37	.09


****CURRENT MODE BLOCK WITH CTDL COUPLING NETWORK****

DELAY DATA

	TURN ON (U SEC)			
	IN PHASE		INVERTED	
	MIN	MAX	MIN	MAX
BASIC N BLOCK DELAY	.100	.100	.150	.200
PER CTDL BLOCK LOAD	-.010	-.005	-.020	-.005
PER ADDED FAN-IN DIODE	-.002	-.002	-.001	-.001
BASIC P BLOCK DELAY	.080	.110	.210	.240
PER CTDL BLOCK LOAD	.000	.010	-.020	-.005
PER ADDED FAN-IN DIODE	-.001	-.001	-.002	-.002
BASIC CTDL PNP DELAY	.230	.560	.200	.500
PER CTDL BLOCK LOAD	-.000	.020	.000	.020
PER ADDED FAN-IN DIODE	-.020	-.020	-.022	-.012
BASIC CTDL NPN DELAY	.200	.450	.180	.400
PER CTDL BLOCK LOAD	.020	.020	-.010	-.010
PER ADDED FAN-IN DIODE	.015	.030	-.018	-.006

	TURN OFF (MU SEC)			
	IN PHASE		INVERTED	
	MIN	MAX	MIN	MAX
BASIC N BLOCK DELAY	.090	.090	.090	.130
PER CTDL BLOCK LOAD	.010	.010	.010	.010
PER ADDED FAN-IN DIODE	.001	.001	.001	.001
BASIC P BLOCK DELAY	.060	.130	.100	.120
PER CTDL BLOCK LOAD	.000	.020	.010	.010
PER ADDED FAN-IN DIODE	.002	.002	-.001	-.001
BASIC CTDL PNP DELAY	.060	.340	.140	.350
PER CTDL BLOCK LOAD	.020	.100	.000	.100
PER ADDED FAN-IN DIODE	.002	.021	.012	.020
BASIC CTDL NPN DELAY	.160	.220	.140	.170
PER CTDL BLOCK LOAD	.100	.260	.060	.290
PER ADDED FAN-IN DIODE	.005	.010	.005	.010

PNP



TOTAL NUMBER OF LOADS	TURN ON (U SEC)		TURN OFF (U SEC)	
	MAX.	MIN.	MAX.	MIN.
3	.48	.18	.17	.06
4	.50	.19	.18	.06
5	.52	.20	.19	.07
6	.54	.21	.21	.07
7	.56	.22	.22	.08
8	.58	.23	.23	.08
9	.59	.24	.24	.09
10	.59	.24	.26	.09
11	.60	.25	.28	.09
12	.60	.26	.29	.10
13	.61	.26	.30	.10
14	.61	.27	.31	.10
15	.62	.27	.33	.10

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CTDL DELAY			4-29-62	EC 115599					
DESIGN	INFO. - REF. DWG			30.4.63	JT 83687					
DETAIL	WH	3-1-62	SCALE							
CHECK	RQ	3-1-62	DRAW							
APPRO			CHECK							

729955

LIG 6-4-62


729956

STANDARDS CODE



CARD CODE 729956
ASU -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 372285

SENSE AMPLIFIER-RECTIFIER AND CLIPPER
MOUNT CARD ON ONE AND ONE HALF INCH CENTERS NOTE XXX



APPLICATION NOTES
VOLTAGES AT PIN G AND D FROM CLIPPING CARD



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASH TSTR - SENSE AMPLIFIER-RECTIFIER AND CLIPPER				6-27-62	115599					729956
DESIGN				30-4-63	JTB3687					
DETAIL	RQ	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW.	LIG	3-17-62					
APPROD			CHECK							


C

729957
STANDARD CODE



CARD CODE 729957
D Z A -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 372359

SENSE AMPLIFIER-RECTIFIER AND CLIPPER
MOUNT CARD ON ONE AND ONE HALF INCH CENTERS NOTE XXX



APPLICATION NOTES
VOLTAGES AT PIN 8 AND 9 FROM CLIPPING CARD



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62


INTERNATIONAL BUSINESS MACHINES CORP.							
NAME	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
CARD ASM TSTR - SENSE AMPLIFIER-RECTIFIER AND CLIPPER	6-21-62	EC115599					729957
DESIGN	MODEL	SCALE	CHECK	DATE	APPROVAL		
RQ	3-1-62	NONE	WH	3-1-62			
CHECK	WH	3-1-62	DRAW	LIG	3-17-62		
APPROV			CHECK				

729957


740601

CARD CODE 740601
Z K V -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 372687



FUNCTIONAL OPERATION



SEQUENCE OF OPERATION

1. NORMAL OPERATION PINS A AND B TIED TOGETHER (DRIVE ETMS FROM PIN G)
2. POSITIVE GOING INPUT ON PIN B CAUSES B TO TIME OUT 400 MILLSEC. (SEE TIMING CHART)
3. THE N.C. REED RELAY IS DE-ENERGIZED (POINTS CLOSED) FOR A OR B' UP (METER RUN CONDITION)
4. FOR A ONLY, IN THE UP LEVEL THE NC REED RELAY IS DE-ENERGIZED (POINTS CLOSED). FOR A ONLY, IN THE DOWN N.C. REED RELAY IS ENERGIZED (POINTS OPEN)
5. THE LEVEL OF THE WAVE FORM APPEARING AT RRI-2 IS DEPENDENT ON TYPE OF LOGIC BEING DRIVEN.

A. FOR DRIVING INTO CTRL, CIDL, SOTDL AND SDTRL CONNECT THE FOLLOWING:

FROM	TO
E	F
F	P
H	J

DRIVE FROM PIN E

B. FOR DRIVING CURRENT MODE, CONNECT THE FOLLOWING:



FROM	TO
C	-36 OR -48
H	UNIV INTEGRATOR WITH "P" OR "N" OUTPUT

C. FOR DRIVING INTO DDTL LOGIC, CONNECT THE FOLLOWING:

FROM	TO
E	C
H	O
O	P

DRIVE FROM PIN H

PIN	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A ONLY	DIODE INPUT		UP	-0.81 +6.27
			DOWN	-3.0 -15
G	RRI-1 OUTPUT		UP	-- --
A TO B	INPUT		POS. GOING SHIFT	5.1 13.20
B-G	RRI-1 OUTPUT		DOWN	-11.00 -12.48



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASSEMBLY TEST - ETM DELAY CIRCUIT	9-20-63	117898					740601
DESIGN / VL B-8-61/0001							
DETAIL / VL B-8-61/0001							
CHECK / V							
APPROV / CWS B-9-61/0001							


18478

741416
STANDARD CODE

CARD CODE 741416
H B W W


REFERENCE DRAWING
SEE PRODUCTION DRAWING 371500

CAP SENSE AMPLIFIER



SEQUENCE OF OPERATION


1. GATE AND SIGNAL UP, TRANSISTOR ON, DOWN OUTPUT.
2. GATE OR SIGNAL DOWN, TRANSISTOR OFF, UP OUTPUT.
3. INPUT DOWN, TRANSISTOR OFF, OUTPUT UP.
4. INPUT UP, TRANSISTOR ON, OUTPUT DOWN.
5. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.



PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
B, E, C	INPUT SIGNAL	[Square Wave]	UP	+1.4V	+6.2V
G, F, H	INPUT GATE	[Square Wave]	UP	-5.4V	+0.2V
N, A, D	OUTPUT	[Square Wave]	UP	+1.4V	+6.2V
			DOWN	-5.4V	-6.2V

DELAYS - USEC

	MINIMUM	MAXIMUM
TURN ON	0	0.07
TURN OFF	0.20	0.55



COMPONENT SIDE

APPROVAL	CHECK	MAT. LAB.	COMP. LAB.

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-CAP SENSE AMPLIFIER.				3-25-64	120123					
DESIGN				26.6.64	TA 769					
DETAIL										
CHECK										
APPRO										



741416

741800
STANDARD CODE

CARD CODE 741800
H B - -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 371561

CAP SENSE AMPLIFIER - NO LDS




SEQUENCE OF OPERATION

1. GATE AND SIGNAL UP, TRANSISTOR ON, DOWN OUTPUT
2. GATE OR SIGNAL DOWN, TRANSISTOR OFF, UP OUTPUT
3. INPUT DOWN, TRANSISTOR OFF, OUTPUT UP.
4. INPUT UP, TRANSISTOR ON, OUTPUT DOWN.
5. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PIN	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
D, E, C	INPUT SIGNAL		UP	+1.44	+6.24
			DOWN	-5.46	-6.24
G, F, H	INPUT GATE		UP	-5.46	+0.24
			DOWN	-7.44	-12.48
N, A, B	OUTPUT		UP	+1.44	+6.24
			DOWN	-5.46	-6.24

DELAYS - USEC

	MINIMUM	MAXIMUM
TURN ON	0	0.07
TURN OFF	0.20	0.55




COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

APPROVAL	CHECK	MAT. LAB.	COMP. LAB.
26.6	64		

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHARGE NO.	APPROVAL	DATE	CHARGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-CAP SENSE				3-25-64	120123					
AMPLIFIER - NO LDS				26.6.64	TA 769					
DESIGN	MODIF	SCALE	DRAW VE	2-12-64						
CHECK										
APPROV										

741800



373333

373333
DJE-

SHEET 1 OF 2

VOLTAGE
 0-6
 -6
 +6
 -12
 +12
 -12


DESIGN AND PARASITIC STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	DESIGN NO.	APPROVED	DATE	DESIGN NO.	APPROVAL	DEVELOPMENT NO.
BASICARD 28M TETR - FILE		12-12-62	813017	MHL				81263
OPERATION DECODE		12-12-62	811600	MHL				
DESIGN	MODEL 880 0401							
DESIGN	MODEL 01010							
DESIGN	MODEL 110 0-31-01							
DESIGN	MODEL 110 0-31-01							

373333

373333
D J E

SHEET 2 OF 2



PART NO	VALUE	QTY
216458	5.9K	2
216465	7.5K	1
216472	15K	1
317014	680K 1/2W	1
317021	2.7K 1/2W	1
334949	20K 1/2W	1
350439	300 PF	1
491007	AN	36
491311	56 UM	1
492414	625 PF	1
318315	003	10
535009	014	A

POSITION	VALUE	LOWER HOLE	UPPER HOLE	POSITION	VALUE	LOWER HOLE	UPPER HOLE
1	JO.5	1416	1426	83	AN	8553	8563
2	AN	1716	1726	84	AN	8753	8763
3	AN	5316	5326	85	680K 1/2W	10153	10163
4	AN	7616	7626	86	JO.5	4354	4364
5	AN	8716	8726	87	AN	9354	9364
6	AN	9916	9926	88	AN	9354	9364
7	JO.7	2916	2926	89	JO.7	8755	8765
8	JO.5	2916	2926	90	JO.35	8755	8765
9	AN	2016	2026	91	JO.7	8755	8765
10	AN	6116	6126	92	JO.7	8755	8765
11	AN	8916	8926	93	JO.5	9461	9471
12	AN	1517	1527	94	56 UM	0563	0573
13	AN	4717	4727	95	300 PF	0963	0973
14	AN	3217	3227	96	3.9K	0963	0973
15	AN	9717	9727	97	680K 1/2W	566A	567A
16	AN	2218	2228	98	56 UM	606A	607A
17	AN	4018	4028	99	JO.5	1166	1176
18	AN	6618	6628	100	300 PF	6465	6475
19	AN	7918	7928	101	7.5K	5366	5376
20	AN	3119	3129	102	JO.5	5866	5876
21	AN	3219	3229	103	680K 1/2W	7266	7276
22	AN	2520	2530	104	625 PF	9066	9076
23	AN	3520	3530	105	3.9K	1367	1377
24	AN	6920	6930	106	JO.7	1367	1377
25	AN	8120	8130	107	56 UM	4267	4277
26	AN	8520	8530	108	300 PF	4667	4677
27	JO.0	4221	4231	109	680K 1/2W	8067	8077
28	AN	7621	7631	110	680K 1/2W	1868	1878
29	AN	3722	3732	111	2.7K	3868	3878
30	AN	3722	3732	112	3.9K	6768	6778
31	AN	3722	3732	113	JO.5	3569	3579
32	AN	7122	7132	114	JO.5	4869	4879
33	AN	8322	8332	115	15K	7669	7679
34	JO.5	9423	9433	116	3.9K	9869	9879
35	JO.5	3823	3833	117	56 UM	10269	10279
36	AN	4523	4533	118	7.5K	6970	6980
37	AN	9723	9733	119	JO.3	7871	7881
38	JO.5	1323	1333	120	7.5K	8771	8781
39	AN	8923	8933	121	56 UM	8472	8482
40	JO.5	1723	1733	122	7.5K	1573	1583
41	AN	6423	6433	123	56 UM	3173	3183
42	AN	8723	8733	124	JO.3	6882	6892
43	AN	9723	9733	125	JO.3	9082	9092
44	AN	8823	8833				
45	AN	8823	8833				
46	AN	8823	8833				

NOTES
 * CIRCUIT MUST CONFORM TO ENGINEERING SPECIFICATION 89157
 ** ASSEMBLE TO ENGINEERING SPECIFICATION 89301
 *** "X" IN BLOCK DENOTES BARE WIRE JUMPER
 **** ALL RESISTORS ARE 1/4 W AND 5% UNLESS OTHERWISE NOTED


CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
NAF	B-6-62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
REPLACEMENT CARD ASSEMBLY - FILE	8-2-62	112617	MDL				X1241
OPERATION DECODE	3-12-62	816040	MDL				
MEMO							
SCALE							
CHECK							
APPROVED							

373335
 STANDARD
 2-7043

373335
 D J F

SHEET 1 OF 2



VOLTAGE PIN
 AND J, U, N AND V
 -12
 64

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME (WITH CARD ASH - LINE DRIVERS)		9-11-62	113413	MDL				X1242
		12-30-62	0114720	MDL				
DESIGN	VE	8-15-62	SCALE	NONE				
CHECK	VE	8-15-62	DATE	VE	8-15-62			
APP'D			CHECK					


C

373335

373335
STANDARD
FORM
2-7045

373335
D J F -

SHEET 2 OF 2



PART NO	VALUE	QTY.
317006	200K	11
317010	430K	11
317027	11K	11
431007	AM	11
318335	083	11

HOLE PATTERN
490282

POSITION	VALUE	LOWER HOLE	UPPER HOLE
1	AM	1429	1443
2	AM	4829	4843
3	AM	2930	2944
4	200K	2011	2045
5	200K	3731	3745
6	AM	7231	7245
7	AM	7631	7645
8	200K	5432	5446
9	200K	6532	6546
10	200K	8432	8446
11	430K	2334	2348
12	430K	4035	4049
13	430K	5735	5749
14	430K	6935	6949
15	430K	8735	8749
16	11K	3236	3250
17	10.7	2637	2651
18	10.7	4437	4451
19	11K	1738	1752
20	11K	5139	5153
21	11K	6238	6252
22	11K	8138	8152
23	AM	2054	2068
24	AM	3154	3168
25	11K	1758	1772
26	11K	3058	3072
27	10.7	3658	3672
28	11K	4558	4572
29	11K	6058	6072
30	11K	7258	7272
31	11K	8458	8472
32	430K	1160	1174
33	430K	2460	2474
34	430K	3960	3974
35	430K	5460	5474
36	430K	6960	6974
37	430K	8460	8474
38	AM	9951	9975
39	200K	1453	1477
40	200K	2753	2777
41	200K	4053	4077
42	200K	5353	5377
43	200K	6653	6677
44	200K	7953	7977
45	AM	8865	8879
46	AM	6365	6379
47	AM	7565	7579

POSITION	TYPE	E	B	C
1	083	3327	2125	2329
2	083	4027	3825	4029
3	083	5727	5525	5729
4	083	6927	6725	6929
5	083	8127	7925	8129
6	083	1979	2181	1983
7	083	3279	3481	3283
8	083	6579	6781	6583
9	083	7181	7383	7185
10	083	4482	4684	4486
11	083	5982	6184	5986

NOTES
 I CIRCUIT MUST CONFORM TO ENGINEERING SPECIFICATION 093159
 II ASSEMBLE TO ENGINEERING SPECIFICATION 093100
 III "*" IN BLOCK DENOTES GAGE WIRE JUMPER 491296
 IV ALL RESISTORS ARE 1/2 WATT AND 5% UNLESS OTHERWISE NOTED

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
NAF	8-6-62


INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	373335
NAME TWIN CARD ASM- LINE DRIVERS		7/1/62	113678	MDL				X 1242	
NUMBER									
DETAIL VE		8-20-62	SCALE	NONE					
CHECK VE		8-20-62	DRAWN VE	8-20-62					
APPRO		1/25/62	CHECK						

37336

STANDARD CODE
3-7051

HARD CODE
37336
D J D

SHEET 1 OF 2



VOLTAGE PIN

+6V 1

+4V 2

+12V 3

+6V 4

CIRCUIT AND PACKAGING STANDARD

APPROVAL DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPER NO.
NEW! TWIN CARD ASH - FILE				8-21-62	113615	MDL				X1325
PROGRAM SKIP				12-20-62	D11422B	NOL				
DESIGN	VE	8-15-62	SCALE	Sps. 1/401						
CHECK	VE	8-15-62	ORIG	VE	8-15-62					
APPD			CHECK							

C

37336

